NDLI: Hybrid silicon/molecular FETs: a study of the interaction of redox-active molecules with silicon MOSFETs

Content Provider	IEEE Xplore Digital Library
Author	Gowda, S. Mathur, G. Qiliang Li Surthi, S. Misra, V.
Copyright Year	2002
Abstract	Redox-active molecular monolayers were incorporated in silicon MOSFETs to obtain hybrid silicon/molecular FETs. Cyclic voltammetry and FET characterization techniques were used to study the properties of these hybrid devices. The redox-active molecules have tunable charge states, which are quantized at room temperature and can be accessed at relatively low voltages. The discrete molecular states were manifested in the drain current and threshold voltage characteristics of the device, confirming the presence of distinct energy levels within the molecules at room temperature. This study demonstrates the modulation of Si-MOSFETs' drain currents via redox-active molecular monolayers. The single-electron functionality provided by the redox-active molecules is ultimately scalable to molecular dimensions, and this approach can be extended to nanoscale field-effect devices including those based on carbon nanotubes. The molecular states coupled with CMOS devices can be utilized for low-voltage, multiple-state memory and logic applications and can extend the impact of silicon-based technologies.
Sponsorship	IEEE Nanotechnology Council
Starting Page	258
Ending Page	264
Page Count	7
File Size	988061
File Format	PDF
ISSN	1536125X
Volume Number	5
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon FETs MOSFETs Temperature Low voltage Threshold voltage Energy states Nanoscale devices Carbon nanotubes CMOS logic circuits redox-active molecules Charge storage molecules hybrid silicon/molecular devices molecular electronics monolayer
Content Type	Text
Resource Type	Article
Subject	Nanoscience and Nanotechnology Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Advanced CMOS transistors in the nanotechnology era for high-performance, low-power logic applications

FD-SOI MOSFETs for the low-voltage nanoscale CMOS era

CNTFET-based CMOS-like Gates and Dispersion of Characteristics

Deposition of Carbon Nanotubes on CMOS

Technology Projection Using Simple Compact Models

Threshold Voltage and On–Off Ratio Tuning for Multiple-Tube Carbon Nanotube FETs

Emerging Nanoscale Memory and Logic Devices: A Critical Assessment

A new 40-nm SONOS structure based on backside trapping for nanoscale memories

Field electron emission device using silicon nano-wires

Hybrid silicon/molecular FETs: a study of the interaction of redox-active molecules with silicon MOSFETs

Similar Documents

Advanced CMOS transistors in the nanotechnology era for high-performance, low-power logic applications

FD-SOI MOSFETs for the low-voltage nanoscale CMOS era

CNTFET-based CMOS-like Gates and Dispersion of Characteristics

Deposition of Carbon Nanotubes on CMOS

Technology Projection Using Simple Compact Models

Threshold Voltage and On–Off Ratio Tuning for Multiple-Tube Carbon Nanotube FETs

Emerging Nanoscale Memory and Logic Devices: A Critical Assessment

A new 40-nm SONOS structure based on backside trapping for nanoscale memories

Field electron emission device using silicon nano-wires

Hybrid silicon/molecular FETs: a study of the interaction of redox-active molecules with silicon MOSFETs