NDLI: Optimal intratask dynamic voltage-scaling technique and its practical extensions

Content Provider	IEEE Xplore Digital Library
Author	Jaewon Seo Taewhan Kim Joonwon Lee
Copyright Year	1982
Abstract	This paper presents a set of comprehensive techniques for the intratask voltage-scheduling problem to reduce energy consumption in hard real-time tasks of embedded systems. Based on the execution profile of the task, a voltage-scheduling technique that optimally determines the operating voltages to individual basic blocks in the task is proposed. The obtained voltage schedule guarantees minimum average energy consumption. The proposed technique is then extended to solve practical issues regarding transition overheads, which are totally or partially ignored in the existing approaches. Finally, a technique involving a novel extension of our optimal scheduler is proposed to solve the scheduling problem in a discretely variable voltage environment. We also present a novel voltage set-up technique to determine each voltage level for customizable systems-on-chips (SoCs) with discretely variable voltages. In summary, it is confirmed from experiments that the proposed optimal scheduling technique reduces energy consumption by 20.2% over that of one of the state-of-the-art schedulers (Shin and Kim, 2001) and, further, the extended technique in a discrete-voltage environment reduces energy consumption by 45.3% on average.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	47
Ending Page	57
Page Count	11
File Size	386855
File Format	PDF
ISSN	02780070
Volume Number	25
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Optimal scheduling Processor scheduling Dynamic voltage scaling Voltage control Real time systems Computer science Embedded system Process design Circuits variable voltage processor DVS intratask voltage scheduling low-power design
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimizing Intratask Voltage Scheduling Using Profile and Data-Flow Information

Intra-task voltage scheduling on DVS-enabled hard real-time systems

A unified approach to variable voltage scheduling for nonideal DVS processors

Dynamic Voltage Scaling for Multitasking Real-Time Systems With Uncertain Execution Time

Hybrid Run-time Power Management Technique for Real-time Embedded System with Voltage Scalable Processor

ABSTRACT Preemption-Aware Dynamic Voltage Scaling in Hard Real-Time Systems

Profile-based optimal intratask voltage scheduling for hard real-time applications (2004).

Power-Efficient Scheduling for Heterogeneous Distributed Real-Time Embedded Systems

Expected system energy consumption minimization in leakage-aware DVS systems

Optimal intratask dynamic voltage-scaling technique and its practical extensions

Similar Documents

Optimizing Intratask Voltage Scheduling Using Profile and Data-Flow Information

Intra-task voltage scheduling on DVS-enabled hard real-time systems

A unified approach to variable voltage scheduling for nonideal DVS processors

Dynamic Voltage Scaling for Multitasking Real-Time Systems With Uncertain Execution Time

Hybrid Run-time Power Management Technique for Real-time Embedded System with Voltage Scalable Processor

ABSTRACT Preemption-Aware Dynamic Voltage Scaling in Hard Real-Time Systems

Profile-based optimal intratask voltage scheduling for hard real-time applications (2004).

Power-Efficient Scheduling for Heterogeneous Distributed Real-Time Embedded Systems

Expected system energy consumption minimization in leakage-aware DVS systems

Optimal intratask dynamic voltage-scaling technique and its practical extensions