NDLI: On-chip test circuit for measuring substrate and line-to-line coupling noise

Content Provider	IEEE Xplore Digital Library
Author	Weize Xu Friedman, E.G.
Copyright Year	1966
Abstract	An on-chip test circuit has been developed to directly measure substrate and line-to-line coupling noise. This test circuit has been manufactured in a 0.35 /spl mu/m double-well double polysilicon CMOS process and consists of noise generators and switched-capacitor signal processing circuitry. On-chip analog-to-digital conversion and calibration are used to eliminate off-chip noise and to extend the measurement accuracy by removing system noise. A scan circuit is described that enables the noise waveform to be reconstructed. On-chip generators ranging in area from 0.25 /spl mu/m/sup 2/ to 1.5 /spl mu/m/sup 2/ produce noise at the receiver decreasing from 3.14 mV//spl mu/m to 0.73 mV//spl mu/m. Open and closed guard rings reduce the noise by 20% and 85%, respectively. Measurement of test circuits manufactured with an epitaxial process-5.5-/spl mu/m-thick epitaxy with 20 /spl Omega//spl middot/cm resistivity on top of a 120 /spl mu/m bulk with 0.03 /spl Omega//spl middot/cm-exhibits a frequency limit of 50MHz below which coupling is insensitive to substrate noise. The difference between experimental results and an analytic model of the line-to-line coupling capacitance ranges from 8.5% to 17.7% for different metal layers.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	474
Ending Page	482
Page Count	9
File Size	1363983
File Format	PDF
ISSN	00189200
Volume Number	41
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Noise measurement Coupling circuits Circuit noise Substrates Manufacturing processes Noise generators CMOS process Switching circuits Signal processing on-chip measurement CMOS switched-capacitor circuit coupling noise
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On-Chip Supply Noise Regulation Using a Low-Power Digital Switched Decoupling Capacitor Circuit

High-accuracy circuits for on-chip capacitive ratio testing and sensor readout

Design-oriented estimation of thermal noise in switched-capacitor circuits

A comparison of substrate noise coupling in lightly and heavily doped CMOS processes for 2.4-GHz LNAs

Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver

Accurate prediction of substrate parasitics in heavily doped CMOS processes using a calibrated boundary element solver

Simulation and measurement of supply and substrate noise in mixed-signal ICs

Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits

Identification of Dominant Noise Source and Parameter Sensitivity for Substrate Coupling

On-chip test circuit for measuring substrate and line-to-line coupling noise

Similar Documents

On-Chip Supply Noise Regulation Using a Low-Power Digital Switched Decoupling Capacitor Circuit

High-accuracy circuits for on-chip capacitive ratio testing and sensor readout

Design-oriented estimation of thermal noise in switched-capacitor circuits

A comparison of substrate noise coupling in lightly and heavily doped CMOS processes for 2.4-GHz LNAs

Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver

Accurate prediction of substrate parasitics in heavily doped CMOS processes using a calibrated boundary element solver

Simulation and measurement of supply and substrate noise in mixed-signal ICs

Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits

Identification of Dominant Noise Source and Parameter Sensitivity for Substrate Coupling

On-chip test circuit for measuring substrate and line-to-line coupling noise