NDLI: Replica compensated linear regulators for supply-regulated phase-locked loops

Content Provider	IEEE Xplore Digital Library
Author	Alon, E. Kim, J. Pamarti, S. Chang, K. Horowitz, M.
Copyright Year	1966
Abstract	Supply-regulated phase-locked loops rely upon the VCO voltage regulator to maintain a low sensitivity to supply noise and hence low overall jitter. By analyzing regulator supply rejection, we show that in order to simultaneously meet the bandwidth and low dropout requirements, previous regulator implementations used in supply-regulated PLLs suffer from unfavorable tradeoffs between power supply rejection and power consumption. We therefore propose a compensation technique that places the regulator's amplifier in a local replica feedback loop, stabilizing the regulator by increasing the amplifier bandwidth while lowering its gain. Even though the forward gain of the amplifier is reduced, supply noise affects the replica output in addition to the actual output, and therefore the amplifier's gain to reject supply noise is effectively restored. Analysis shows that for reasonable mismatch between the replica and actual loads, regulator performance is uncompromised, and experimental results from a 90 nm SOI test chip confirm that with the same power consumption, the proposed regulator achieves at least 4 dB higher supply rejection than the previous regulator design. Furthermore, simulations show that if not for other supply rejection-limiting components in the PLL, the supply rejection improvement of the proposed regulator is greater than 15 dB.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	413
Ending Page	424
Page Count	12
File Size	560225
File Format	PDF
ISSN	00189200
Volume Number	41
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Regulators Phase locked loops Bandwidth Energy consumption Noise reduction Voltage-controlled oscillators Voltage Phase noise Jitter Power supplies regulators Phase-locked loops power supply noise
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-Power Supply-Regulation Techniques for Ring Oscillators in Phase-Locked Loops Using a Split-Tuned Architecture

Systematic Design of Supply Regulated LC-Tank Voltage-Controlled Oscillators

A 0.5-GHz to 2.5-GHz PLL With Fully Differential Supply Regulated Tuning

An On-chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators

A Supply-Noise-Insensitive PLL in Monolithic Active Pixel Sensors

Period Jitter of Frequency-Locked Loops

A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation

A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression

A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter

Replica compensated linear regulators for supply-regulated phase-locked loops

Similar Documents

Low-Power Supply-Regulation Techniques for Ring Oscillators in Phase-Locked Loops Using a Split-Tuned Architecture

Systematic Design of Supply Regulated LC-Tank Voltage-Controlled Oscillators

A 0.5-GHz to 2.5-GHz PLL With Fully Differential Supply Regulated Tuning

An On-chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators

A Supply-Noise-Insensitive PLL in Monolithic Active Pixel Sensors

Period Jitter of Frequency-Locked Loops

A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation

A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression

A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter

Replica compensated linear regulators for supply-regulated phase-locked loops