NDLI: A 600-MS/s 5-bit pipeline A/D converter using digital reference calibration

Content Provider	IEEE Xplore Digital Library
Author	Varzaghani, A. Yang, C.-K.K.
Copyright Year	1966
Abstract	The design of a 600-MS/s 5-bit analog-to-digital (A/D) converter for serial-link receivers has been investigated. The A/D converter uses a closed-loop pipeline architecture. The input capacitance is only 170 fF, making it suitable for interleaving. To maintain low power consumption and increase the sampling rate beyond the amplifier settling limit, the paper proposes a calibration technique that digitally adjusts the reference voltage of each pipeline stage. Differential input swing is 400 mV/sub p-p/ at 1.8-V supply. Measured performance includes 25.6 dB and 19 dB of SNDR for 0.3-GHz and 2.4-GHz input frequencies at 600 MS/s for the calibrated A/D converter. The suggested calibration method improves SNDR by 4.4 dB at 600 MS/s with /spl plusmn/0.35 LSB of DNL and /spl plusmn/0.15 LSB of INL. The 180 /spl times/ 1500 /spl mu/m/sup 2/ chip is fabricated in a 0.18-/spl mu/m standard CMOS technology and consumes 70 mW of power at 600 MS/s.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	310
Ending Page	319
Page Count	10
File Size	732044
File Format	PDF
ISSN	00189200
Volume Number	41
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipelines Calibration CMOS technology Analog-digital conversion Capacitance Interleaved codes Energy consumption Sampling methods Voltage Frequency measurement signal-to-noise and distortion ratio Analog-to-digital converter calibration effective number of bits (ENOB) pipeline resolution
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An 8-bit 120-MS/s Interleaved CMOS Pipeline ADC Based on MOS Parametric Amplification

A pipeline analogue to digital converter in 0.35 μm CMOS

A Low-Power Low-Voltage 10-bit 100-MSample/s Pipeline A/D Converter Using Capacitance Coupling Techniques

A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background Calibration

An 8-bit 150-MHz CMOS A/D converter

A 14-bit 20-MS/s Pipelined ADC With Digital Distortion Calibration

A CMOS 15-Bit 125-MS/s Time-Interleaved ADC with Digital Background Calibration

A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS

A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

A 600-MS/s 5-bit pipeline A/D converter using digital reference calibration

Similar Documents

An 8-bit 120-MS/s Interleaved CMOS Pipeline ADC Based on MOS Parametric Amplification

A pipeline analogue to digital converter in 0.35 μm CMOS

A Low-Power Low-Voltage 10-bit 100-MSample/s Pipeline A/D Converter Using Capacitance Coupling Techniques

A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background Calibration

An 8-bit 150-MHz CMOS A/D converter

A 14-bit 20-MS/s Pipelined ADC With Digital Distortion Calibration

A CMOS 15-Bit 125-MS/s Time-Interleaved ADC with Digital Background Calibration

A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS

A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications

A 600-MS/s 5-bit pipeline A/D converter using digital reference calibration