NDLI: Circuits and architectures for field programmable gate array with configurable supply voltage

Content Provider	IEEE Xplore Digital Library
Author	Lin, Y. Fei Li Lei He
Copyright Year	1993
Abstract	Field programmable gate arrays (FPGAs) with supply voltage (Vdd) programmability have been proposed recently to reduce FPGA power, where the Vdd-level can be customized for FPGA circuit elements and unused circuit elements can be power-gated. In this paper, we first design novel Vdd-programmable and Vdd-gateable interconnect switches with minimal number of configuration SRAM cells. We then evaluate Vdd-programmable FPGA architectures using the new switches. The best architecture in our study uses Vdd-programmable logic blocks and Vdd-gateable interconnects. Compared to the baseline architecture similar to the leading commercial architecture, our best architecture reduces the minimal energy-delay product by 54.39% with 17% more area and 3% more configuration SRAM cells. Our evaluation results also show that LUT size 4 gives the lowest energy consumption, and LUT size 7 leads to the highest performance, both for all evaluated architectures.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1035
Ending Page	1047
Page Count	13
File Size	822680
File Format	PDF
ISSN	10638210
Volume Number	13
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Voltage Table lookup Integrated circuit interconnections Design automation Clustering algorithms Logic design Logic circuits Switches Random access memory power supplies Digital integrated circuits field programmable gate arrays (FPGAs)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Area-optimal technology mapping for field-programmable gate arrays based on lookup tables

A Fine-Grain Dynamically Reconfigurable Architecture Aimed at Reducing the FPGA-ASIC Gaps

Post-Placement Interconnect Entropy

Field Programmability of Supply Voltages for FPGA Power Reduction

The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout

FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability

Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses

An RSFQ Superconductive Programmable Gate Array

Novel Computing Architectures

Circuits and architectures for field programmable gate array with configurable supply voltage

Similar Documents

Area-optimal technology mapping for field-programmable gate arrays based on lookup tables

A Fine-Grain Dynamically Reconfigurable Architecture Aimed at Reducing the FPGA-ASIC Gaps

Post-Placement Interconnect Entropy

Field Programmability of Supply Voltages for FPGA Power Reduction

The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout

FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability

Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses

An RSFQ Superconductive Programmable Gate Array

Novel Computing Architectures

Circuits and architectures for field programmable gate array with configurable supply voltage