NDLI: FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability

Content Provider	IEEE Xplore Digital Library
Author	Ling, A.C. Singh, D.P. Brown, S.D.
Copyright Year	1982
Abstract	This paper presents a field-programmable gate array (FPGA) logic synthesis technique based upon Boolean satisfiability. This paper shows how to map any Boolean function into an arbitrary programmable logic block (PLB) architecture without any custom decomposition techniques. The authors illustrate several useful applications of this technique by showing how this technique can be used for architecture evaluation and area optimization. When evaluating the FPGA architecture, the authors focus on the basic building block of the FPGA, which they refer to as PLB. In order to illustrate the flexibility of their evaluation framework, several unrelated PLB architectures are evaluated in an automated fashion. Furthermore, the authors show that using their technique is able to reduce FPGA resource usage by 27% on average in common subcircuits found in digital design.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1196
Ending Page	1210
Page Count	15
File Size	648204
File Format	PDF
ISSN	02780070
Volume Number	26
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Programmable logic arrays Table lookup Logic arrays Boolean functions Random access memory Logic gates Programmable logic devices Integrated circuit interconnections Switches resynthesis Boolean satisfiability (SAT) field-programmable gate array (FPGA) logic synthesis quantified SAT (QSAT)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Toward Automated ECOs in FPGAs

Nearly-2-SAT Solutions for Segmented-Channel Routing

Exploiting Symmetries to Speed Up SAT-Based Boolean Matching for Logic Synthesis of FPGAs

Post-Placement Interconnect Entropy

Area-optimal technology mapping for field-programmable gate arrays based on lookup tables

TRACER-fpga: a router for RAM-based FPGA's

Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages

Logic synthesis for field-programmable gate arrays

Graph based analysis of 2-D FPGA routing

FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability

Similar Documents

Toward Automated ECOs in FPGAs

Nearly-2-SAT Solutions for Segmented-Channel Routing

Exploiting Symmetries to Speed Up SAT-Based Boolean Matching for Logic Synthesis of FPGAs

Post-Placement Interconnect Entropy

Area-optimal technology mapping for field-programmable gate arrays based on lookup tables

TRACER-fpga: a router for RAM-based FPGA's

Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages

Logic synthesis for field-programmable gate arrays

Graph based analysis of 2-D FPGA routing

FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability