NDLI: Network flow techniques for dynamic voltage scaling in hard real-time systems

Content Provider	IEEE Xplore Digital Library
Author	Swaminathan, V. Chakrabarty, K.
Copyright Year	1982
Abstract	Energy consumption is an important performance parameter for portable and wireless embedded systems. However, energy consumption must be carefully balanced with real-time responsiveness in hard real-time systems. In this paper, we present two offline dynamic voltage scaling (DVS) schemes for dynamic power management in such systems. In the first method, we develop a generalized network flow (GNF) model for the uniprocessor DVS problem and solve it optimally using an efficient network flow algorithm. The proposed method outperforms existing DVS schemes for several popular embedded processors where the number of processor speeds is limited to a few values. The solutions for the GNF model provide theoretical lower bounds on energy consumption using DVS in hard real-time systems. We also describe a minimum-cost network flow model whose solutions are near-optimal. The minimum-cost models perform at par with competing methods for processor models with a large range of operating voltages, and better than them for processor models with a limited set of operating voltages.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1385
Ending Page	1398
Page Count	14
File Size	912069
File Format	PDF
ISSN	02780070
Volume Number	23
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dynamic voltage scaling Intelligent networks Real time systems Voltage control Power system modeling Processor scheduling Embedded system Energy consumption Energy management Power system management
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Intra-task voltage scheduling on DVS-enabled hard real-time systems

Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

Dynamic Voltage Scaling for Multitasking Real-Time Systems With Uncertain Execution Time

Optimizing Intratask Voltage Scheduling Using Profile and Data-Flow Information

A unified approach for fault tolerance and dynamic power management in fixed-priority real-time embedded systems

Energy-conscious, deterministic I/O device scheduling in hard real-time systems

Optimal intratask dynamic voltage-scaling technique and its practical extensions

Energy-aware task scheduling with task synchronization for embedded real-time systems

Power-Efficient Scheduling for Heterogeneous Distributed Real-Time Embedded Systems

Network flow techniques for dynamic voltage scaling in hard real-time systems

Similar Documents

Intra-task voltage scheduling on DVS-enabled hard real-time systems

Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

Dynamic Voltage Scaling for Multitasking Real-Time Systems With Uncertain Execution Time

Optimizing Intratask Voltage Scheduling Using Profile and Data-Flow Information

A unified approach for fault tolerance and dynamic power management in fixed-priority real-time embedded systems

Energy-conscious, deterministic I/O device scheduling in hard real-time systems

Optimal intratask dynamic voltage-scaling technique and its practical extensions

Energy-aware task scheduling with task synchronization for embedded real-time systems

Power-Efficient Scheduling for Heterogeneous Distributed Real-Time Embedded Systems

Network flow techniques for dynamic voltage scaling in hard real-time systems