NDLI: SVX4: a new deep-submicron readout IC for the Tevatron collider at Fermilab

Content Provider	IEEE Xplore Digital Library
Author	Krieger, B. Alfonsi, S. Bacchetta, N. Centro, S. Christofek, L. Garcia-Sciveres, M. Haber, C. Hanagaki, K. Hoff, J. Johnson, M. von der Lippe, H. Lujan, P. Mandelli, E. Meng, G. Nomerotski, A. Pellet, D. Rapidis, P. Utes, M. Walder, J.-P. Weber, M. Wester, W. Wilkes, T. Yarema, R. Yao, W. Zimmerman, T.
Copyright Year	1963
Abstract	SVX4 is the new silicon strip readout IC designed to meet the increased radiation tolerance requirements for Run IIb at the Tevatron collider. Devices have been fabricated, tested, and approved for production. The SVX4 design is a technology migration of the SVX3D design currently in use by CDF. Whereas SVX3D was fabricated in a 0.8-/spl mu/m radiation-hard process, SVX4 was fabricated in a standard 0.25-/spl mu/m mixed-signal CMOS technology using the "radiation tolerant by design" transistor topologies devised by the CERN RD49 collaboration. The specific cell layouts include digital cells developed by the ATLAS Pixel group, and full-custom analog blocks. Unlike its predecessors, the new design also includes the necessary features required for generic use by both the CDF and D0 experiments at Fermilab. Performance of the IC includes >20 MRad total dose tolerance, and /spl sim/2000 e-rms equivalent input noise charge with 40-pF input capacitance, when sampled at 132-ns period with an 80-ns preamp risetime. At the nominal digitize/readout rate of 106/53 MHz, the 9 mm/spl times/6.3 mm die dissipates /spl sim/2 mW/channel average at 2.5 V. A review of typical operation, details of the design conversion process, and performance measurements are covered.
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	1968
Ending Page	1973
Page Count	6
File Size	349589
File Format	PDF
ISSN	00189499
Volume Number	51
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS technology Integrated circuit noise Silicon Strips Testing Production CMOS process Topology Collaboration Capacitance
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SVX4: a new deep submicron readout IC for the Tevatron Collider at Fermilab

SVX4: a new deep submicron readout IC for the Tevatron Collider at Fermilab

SVX4 : a new deep submicron readout IC for the Tevatron Collider at Fermilab

Svx4: a new deep-submicron readout ic for the tevatron.

A flexible 128 channel silicon strip detector instrumentation integrated circuit with sparse data readout

Fermilab silicon strip readout chip for BTeV

Noise Characterization of 130 nm and 90 nm CMOS Technologies for Analog Front-end Electronics

Noise Performance of 0.13$mu$m CMOS Technologies for Detector Front-End Applications

FSSR2, a Self-Triggered Low Noise Readout Chip for Silicon Strip Detectors

SVX4: a new deep-submicron readout IC for the Tevatron collider at Fermilab

Similar Documents

SVX4: a new deep submicron readout IC for the Tevatron Collider at Fermilab

SVX4: a new deep submicron readout IC for the Tevatron Collider at Fermilab

SVX4 : a new deep submicron readout IC for the Tevatron Collider at Fermilab

Svx4: a new deep-submicron readout ic for the tevatron.

A flexible 128 channel silicon strip detector instrumentation integrated circuit with sparse data readout

Fermilab silicon strip readout chip for BTeV

Noise Characterization of 130 nm and 90 nm CMOS Technologies for Analog Front-end Electronics

Noise Performance of 0.13$mu$m CMOS Technologies for Detector Front-End Applications

FSSR2, a Self-Triggered Low Noise Readout Chip for Silicon Strip Detectors

SVX4: a new deep-submicron readout IC for the Tevatron collider at Fermilab