NDLI: Test vehicle for a wafer-scale thermal pixel scene simulator

Content Provider	IEEE Xplore Digital Library
Author	Chapman, Q.H. Carr, L.S. Syrzycki, M.J. Dufort, B.
Copyright Year	1994
Abstract	A chip sized test vehicle has been created to experiment with the technology and design required for two wafer scale thermal pixel displays: a thermal pixel dynamic scene simulator and a visual-to-thermal converter. The 4.7/spl times/4.7 mm device contains a 2/spl times/4 array of micromachined thermal pixels, optical detectors, A/D converters, digital pixel control circuitry, and laser links for interconnection. Laser produced defect avoidance schemes allowed testing and harvesting for global redundancy of the control circuitry and local transducer substitution. Also the laser linked signal buses flexibility was used to arrange the chip in different thermal pixel display configurations. Two chips were laser interconnected, one as fabricated and another where anisotropic etching had created a suspended plate holding the polysilicon resistor thermal pixels. From the electrical and laser interconnection points of operation there was no difference between the etched and unetched circuits.<>
Sponsorship	IEEE Computer Society
Starting Page	334
Ending Page	341
Page Count	8
File Size	994882
File Format	PDF
ISSN	10709894
Volume Number	17
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-08-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Layout Integrated circuit interconnections Displays Optical arrays Optical control Circuit testing Etching Vehicle dynamics Circuit simulation Sensor arrays
Content Type	Text
Resource Type	Article
Subject	Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Test vehicle for a wafer-scale thermal pixel scene simulator

Seventh IEEE International Conference on Wafer Scale Integration

A wafer scale visual-to-thermal converter

Algorithmic bus and circuit layout for wafer-scale integration and multichip modules

Passivation integrity investigations for through wafer interconnects

A wafer scale visual-to-thermal converter

A wafer scale dynamic thermal scene generator

Optical interconnects for neural and reconfigurable VLSI architectures

Wafer scale integration (WSI) of programmable gate arrays (PGA's)

Test vehicle for a wafer-scale thermal pixel scene simulator

Similar Documents

Test vehicle for a wafer-scale thermal pixel scene simulator

Seventh IEEE International Conference on Wafer Scale Integration

A wafer scale visual-to-thermal converter

Algorithmic bus and circuit layout for wafer-scale integration and multichip modules

Passivation integrity investigations for through wafer interconnects

A wafer scale visual-to-thermal converter

A wafer scale dynamic thermal scene generator

Optical interconnects for neural and reconfigurable VLSI architectures

Wafer scale integration (WSI) of programmable gate arrays (PGA's)

Test vehicle for a wafer-scale thermal pixel scene simulator