NDLI: Barrier layer multilayer ceramic capacitor processing: effects of termination and plating process parameters

Content Provider	IEEE Xplore Digital Library
Author	Anderson, F.R. Haynes, R. Pinault, S.C.
Copyright Year	1978
Abstract	The authors report studies on the effects of termination and plating process parameters on fabrication of multilayer ceramic capacitors intended for use as surface-mount devices. The parameters in this study included: three capacitor lots, eight termination ink types, seven termination band heights, two termination crown heights, the number of columns for nickel plating, and the time and current density for solder plating. Fifty experiments were performed; nine of these experiments were repeated to estimate experimental error. As response variables, 1830 data points each were measured for capacitance, dissipation factor (DF), and internal resistance. Four of the termination inks can be ranked together as statistically better than the other four studied. They are Dupont 4506, A, B, and dual-layer (4506 fired, 10 mils/1172D). A and B are inks formulated for the AT&T dielectric by a commercial vendor. B is ranked best for DF, DF spread, and conductance and is indistinguishable (at 90% confidence levels) from the other three for conductance spread. Termination crown height and bandwidth and solder plating had significant effects whereas nickel plating had no effect.<>
Sponsorship	IEEE Electronic Industries Alliance American Society of Mechanical Engineering (ASME) NBS SAE
Starting Page	609
Ending Page	612
Page Count	4
File Size	389859
File Format	PDF
ISSN	01486411
Volume Number	12
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-12-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Nonhomogeneous media Ceramics Capacitors Ink Nickel Fabrication Current density Capacitance measurement Electrical resistance measurement Dielectrics
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electronic, Optical and Magnetic Materials Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Barrier-layer, multilayer-ceramic capacitor processing: effects of termination and plating process parameters

Fabrication of Multilayer Ceramic Capacitors by Metal Impregnation

Cu internal electrode multilayer ceramic capacitor

Failure prognostics of multilayer ceramic capacitors in temperature-humidity-bias conditions

Low firing Z5U relaxor multilayer ceramic capacitor

Low Temperature Co-fireable Multilayer Ceramic Substrate With Internal Capacitor

Large Capacitance Multilayer Ceramic Capacitor

A brief introduction to ceramic capacitors

Use Condition Characterization of MLCCs

Barrier layer multilayer ceramic capacitor processing: effects of termination and plating process parameters

Similar Documents

Barrier-layer, multilayer-ceramic capacitor processing: effects of termination and plating process parameters

Fabrication of Multilayer Ceramic Capacitors by Metal Impregnation

Cu internal electrode multilayer ceramic capacitor

Failure prognostics of multilayer ceramic capacitors in temperature-humidity-bias conditions

Low firing Z5U relaxor multilayer ceramic capacitor

Low Temperature Co-fireable Multilayer Ceramic Substrate With Internal Capacitor

Large Capacitance Multilayer Ceramic Capacitor

A brief introduction to ceramic capacitors

Use Condition Characterization of MLCCs

Barrier layer multilayer ceramic capacitor processing: effects of termination and plating process parameters