NDLI: Ion-implanted thin polycrystalline-silicon high-value resistors for high-density poly-load static RAM applications

Content Provider	IEEE Xplore Digital Library
Author	Ohzone, T. Fukumoto, M. Fuse, G. Shinohara, A. Odanaka, S. Sasago, M.
Copyright Year	1963
Abstract	An application of ion-implanted polycrystalline-silicon resistors for a 4- and 16-Mbit MOS static RAM cell is discussed. 4M and 16M static RAM's are designed with assumed minimum feature sizes of 0.5 and 0.25 µm of double-level polycrystalline-silicon process and power supply voltages of 3.0 and 1.5 V, respectively. The load current of the memory cell is kept at about 30 pA per cell, which is as low as that of state-of-the-art 64K static RAM's. LPCVD polycrystalline-silicon film of about 25-nm thickness is used to etch fine resistor patterns of 0.25 ∼ 0.5 µm feature sizes. Sheet resistances of 24 and 12 GΩ/ for 4M and 16M static RAM cells are controlled by arsenic implantation of about 4 × 10¹³and 3 × 10¹³cm^-2at 10 keV, respectively. The ion-implanted polycrystalline-silicon resistors show nearly ideal linear current-voltage characteristics. Grain sizes of the polycrystalline-silicon films calculated from the current-voltage characteristics are in good agreement with those measured by transmission electromicrographs. It was shown that 4M and 16M static RAM's would be realized by combining the scaling-down of state-of-the-art 64K RAM cell of the double-level polycrystalline-silicon process and the thin ion-implanted polycrystalline-silicon resistors.
Sponsorship	IEEE Electron Devices Society
Starting Page	1749
Ending Page	1756
Page Count	8
File Size	1079335
File Format	PDF
ISSN	00189383
Volume Number	32
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1985-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

IIIB-8 gigaohm-range polycrystalline silicon load elements for a CMOS 16K static RAM

Improvement of electrical characteristics for fluorine-ion-implanted poly-Si TFTs using ELC

Gigaohm-range polycrystalline silicon resistors for microelectronic applications

Passivation Effect of Poly-Si Thin-Film Transistors With Fluorine-Ion-Implanted Spacers

Scaling limitations of monolithic polycrystalline-Silicon resistors in VLSI static RAM's and logic

High-efficiency ion-implanted silicon solar cells

Buried-guarded layer ion-implanted resistors

Electrical trimming of heavily doped polycrystalline silicon resistors

Modeling and optimization of monolithic polycrystalline silicon resistors

Ion-implanted thin polycrystalline-silicon high-value resistors for high-density poly-load static RAM applications

Similar Documents

IIIB-8 gigaohm-range polycrystalline silicon load elements for a CMOS 16K static RAM

Improvement of electrical characteristics for fluorine-ion-implanted poly-Si TFTs using ELC

Gigaohm-range polycrystalline silicon resistors for microelectronic applications

Passivation Effect of Poly-Si Thin-Film Transistors With Fluorine-Ion-Implanted Spacers

Scaling limitations of monolithic polycrystalline-Silicon resistors in VLSI static RAM's and logic

High-efficiency ion-implanted silicon solar cells

Buried-guarded layer ion-implanted resistors

Electrical trimming of heavily doped polycrystalline silicon resistors

Modeling and optimization of monolithic polycrystalline silicon resistors

Ion-implanted thin polycrystalline-silicon high-value resistors for high-density poly-load static RAM applications