NDLI: Design Flow and Characterization Methodology for Dual Mode Logic

Content Provider	IEEE Xplore Digital Library
Author	Yuzhaninov, V. Levi, I. Fish, A.
Copyright Year	2013
Abstract	Recently, the dual mode logic (DML) family was introduced as a superior energy-delay alternative to CMOS. DML gates utilize two different modes of operation, dynamic and static, to selectively achieve either high-performance or low-energy operation. Custom designs of DML circuits have been shown to be very efficient. However, implementing DML circuits using the standard design flow and Electronic Design Automation (EDA) tools is very challenging, since DML gates operate in two different modes, each with its own characteristics and operating mechanisms. This paper shows, for the first time, that DML logic can be compatible with the standard design flow and optimized by various tools, such as synthesis and physical design. A DML cell library characterization methodology is also proposed to support the design flow. The methodology and flow were verified on a wide variety of benchmark designs with different gate counts and logic depths, and show that DML design is efficient under the standard design flow restrictions.
Starting Page	3089
Ending Page	3101
Page Count	13
File Size	12980911
File Format	PDF
ISSN	21693536
Volume Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Standards CMOS integrated circuits Transistors Libraries Robustness Timing Dual Mode Logic (DML) Standard design flow alternative logic family Dynamic logic dual mode logic (DML) dynamic logic
Content Type	Text
Resource Type	Article
Subject	Computer Science Engineering Materials Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Subthreshold Dual Mode Logic

Dual Mode Logic—Design for Energy Efficiency and High Performance

Secured Dual Mode Logic (DML) as a countermeasure against Differential Power Analysis

Optimal P/N width ratio selection for standard cell libraries

Standard cell library characterization for FinFET transistors using BSIM-CMG models

Design of standard-cell libraries for asynchronous circuits with the ASCEnD flow

A standard-cell library suite for deep-deep sub-micron CMOS technologies

Design methodologies, models and tools for very-large-scale integration of NEM relay-based circuits

Dual Mode Logic Carry Look ahead Adder

Design Flow and Characterization Methodology for Dual Mode Logic

Similar Documents

Subthreshold Dual Mode Logic

Dual Mode Logic—Design for Energy Efficiency and High Performance

Secured Dual Mode Logic (DML) as a countermeasure against Differential Power Analysis

Optimal P/N width ratio selection for standard cell libraries

Standard cell library characterization for FinFET transistors using BSIM-CMG models

Design of standard-cell libraries for asynchronous circuits with the ASCEnD flow

A standard-cell library suite for deep-deep sub-micron CMOS technologies

Design methodologies, models and tools for very-large-scale integration of NEM relay-based circuits

Dual Mode Logic Carry Look ahead Adder

Design Flow and Characterization Methodology for Dual Mode Logic