Loading...
Please wait, while we are loading the content...
Similar Documents
Test aspects of the jpl viterbi decoder
| Content Provider | NASA Technical Reports Server (NTRS) |
|---|---|
| Author | Breuer, M. A. |
| Copyright Year | 1989 |
| Description | The generation of test vectors and design-for-test aspects of the Jet Propulsion Laboratory (JPL) Very Large Scale Integration (VLSI) Viterbi decoder chip is discussed. Each processor integrated circuit (IC) contains over 20,000 gates. To achieve a high degree of testability, a scan architecture is employed. The logic has been partitioned so that very few test vectors are required to test the entire chip. In addition, since several blocks of logic are replicated numerous times on this chip, test vectors need only be generated for each block, rather than for the entire circuit. These unique blocks of logic have been identified and test sets generated for them. The approach employed for testing was to use pseudo-exhaustive test vectors whenever feasible. That is, each cone of logid is tested exhaustively. Using this approach, no detailed logic design or fault model is required. All faults which modify the function of a block of combinational logic are detected, such as all irredundant single and multiple stuck-at faults. |
| File Size | 705436 |
| Page Count | 19 |
| File Format | |
| Alternate Webpage(s) | http://archive.org/details/NASA_NTRS_Archive_19890010086 |
| Archival Resource Key | ark:/13960/t8jd9rx2p |
| Language | English |
| Publisher Date | 1989-02-15 |
| Access Restriction | Open |
| Subject Keyword | Communications And Radar Integrated Circuits Performance Tests Logic Circuits Very Large Scale Integration Shift Registers Chips Electronics Architecture Computers Computer Storage Devices Memory Computers Decoders Ntrs Nasa Technical Reports Server (ntrs) Nasa Technical Reports Server Aerodynamics Aircraft Aerospace Engineering Aerospace Aeronautic Space Science |
| Content Type | Text |
| Resource Type | Technical Report |
