NDLI: An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols

Please wait, while we are loading the content...

Critical issues in mapping neural networks on message-passing multicomputers

Multinomial conjunctoid statistical learning machines

A bit-plane architecture for optical computing with two-dimensional symbolic substitution

The reconfigurable arithmetic processor

The performance potential of multiple functional unit processors

Exploiting parallel microprocessor microarchitectures with a compiler code generator

Analysis of memory referencing behavior for design of local memories

Performance evaluation of on-chip register and cache organizations

On the inclusion properties for multi-level cache hierarchies

A simulation study of two-level caches

Hyperswitch network for the hypercube computer

Analysis of bus hierarchies for multiprocessors

Extra group network: a cost-effective fault-tolerant multistage interconnection network

A partial-multiple-bus computer structure with improved cost effectiveness

Flagship: a parallel architecture for declarative programming

Toward a dataflow/von Neumann hybrid architecture

Resource requirements of dataflow programs

Priority-driven, preemptive I/O controllers for real-time systems

A kernel-independent, pipelined architecture for real-time 2-D convolution

Exploiting bit level concurrency in real-time geometric feature extractions

Measuring VAX 8800 performance with a histogram hardware monitor

Multiprocessor cache analysis using ATUM

Trade-offs between devices and paths in achieving disk interleaving

Design of a concurrent computer for solving systems of linear equations

The white dwarf: a high-performance application-specific processor

Solving partial differential equations in a data-driven multiprocessor environment

Scrambled storage for parallel memory systems

The architecture of a Linda coprocessor

Deadlock avoidance for systolic communication

Cache performance of vector processors

Distributed round-robin and first-come first-serve protocols and their applications to multiprocessor bus arbitration

An evaluation of directory schemes for cache coherence

Performance tradeoffs in cache design

A cache coherence scheme with fast selective invalidation

An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols

Destination tag routing techniques based on a state model for the LADM network

Regular CC-banyan networks

Traffic analysis of rectangular SW-banyan networks

High-performance multi-queue buffers for VLSI communications switches

A cache-based message passing scheme for a shared-bus multiprocessor

IMPULSE: a high performance processing unit for multiprocessors for scientific calculation

A characterization of sharing in parallel programs and its application to coherency protocol evaluation

A fetch-and-op implementation for parallel computers

Synchronizing processors through memory requests in a tightly coupled multiprocessor

Design and performance of special purpose hardware for time warp

The VMP multiprocessor: initial experience, refinements, and performance evaluation

The Wisconsin multicube: a new large-scale cache-coherent multiprocessor

Data buffer performance for sequential Prolog architectures

MASA: a multithreaded processor architecture for parallel symbolic computing

Parallel architecture for OPS5

An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols

Content Provider	ACM Digital Library
Author	Lazowska, E. D. Zahorjan, J. Vernon, M. K.
Abstract	A number of dynamic cache consistency protocols have been developed for multiprocessors having a shared bus interconnect between processors and shared memory. The relative performance of these protocols has been studied extensively using simulation and detailed analytical models based on Markov chain techniques. Both of these approaches use relatively detailed models, which capture cache and bus interference rather precisely, but which are highly expensive to evaluate. In this paper, we investigate the use of a more abstract and significantly more efficient analytical model for evaluating the relative performance of cache consistency protocols. The model includes bus interference, cache interference, and main memory interference, but represents the interactions between the caches by steady-state mean collision rates which are computed by iterative solution of the model equations.We show that the speedup estimates obtained from the mean-value model are highly accurate. The results agree with the speedup estimates of the detailed analytical models to within 3%, over all modifications studied and over a wide range of parameter values. This result is surprising, given that the distinctions among the protocols are quite subtle. The validation experiments include sets of reasonable values of the workload parameters, as well as sets of unrealistic values for which one might expect the mean-value equations to break down. The conclusion we can draw is that this modeling technique shows promise for evaluating architectural tradeoffs at a much more detailed level than was previously thought possible. We also discuss the relationship between results of the analytical models and the results of independent evaluations of the protocols using simulation.
Starting Page	308
Ending Page	315
Page Count	8
File Format	PDF
ISBN	0818608617
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1988-06-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in