NDLI: Toward a dataflow/von Neumann hybrid architecture

Please wait, while we are loading the content...

Critical issues in mapping neural networks on message-passing multicomputers

Multinomial conjunctoid statistical learning machines

A bit-plane architecture for optical computing with two-dimensional symbolic substitution

The reconfigurable arithmetic processor

The performance potential of multiple functional unit processors

Exploiting parallel microprocessor microarchitectures with a compiler code generator

Analysis of memory referencing behavior for design of local memories

Performance evaluation of on-chip register and cache organizations

On the inclusion properties for multi-level cache hierarchies

A simulation study of two-level caches

Hyperswitch network for the hypercube computer

Analysis of bus hierarchies for multiprocessors

Extra group network: a cost-effective fault-tolerant multistage interconnection network

A partial-multiple-bus computer structure with improved cost effectiveness

Flagship: a parallel architecture for declarative programming

Toward a dataflow/von Neumann hybrid architecture

Resource requirements of dataflow programs

Priority-driven, preemptive I/O controllers for real-time systems

A kernel-independent, pipelined architecture for real-time 2-D convolution

Exploiting bit level concurrency in real-time geometric feature extractions

Measuring VAX 8800 performance with a histogram hardware monitor

Multiprocessor cache analysis using ATUM

Trade-offs between devices and paths in achieving disk interleaving

Design of a concurrent computer for solving systems of linear equations

The white dwarf: a high-performance application-specific processor

Solving partial differential equations in a data-driven multiprocessor environment

Scrambled storage for parallel memory systems

The architecture of a Linda coprocessor

Deadlock avoidance for systolic communication

Cache performance of vector processors

Distributed round-robin and first-come first-serve protocols and their applications to multiprocessor bus arbitration

An evaluation of directory schemes for cache coherence

Performance tradeoffs in cache design

A cache coherence scheme with fast selective invalidation

An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols

Destination tag routing techniques based on a state model for the LADM network

Regular CC-banyan networks

Traffic analysis of rectangular SW-banyan networks

High-performance multi-queue buffers for VLSI communications switches

A cache-based message passing scheme for a shared-bus multiprocessor

IMPULSE: a high performance processing unit for multiprocessors for scientific calculation

A characterization of sharing in parallel programs and its application to coherency protocol evaluation

A fetch-and-op implementation for parallel computers

Synchronizing processors through memory requests in a tightly coupled multiprocessor

Design and performance of special purpose hardware for time warp

The VMP multiprocessor: initial experience, refinements, and performance evaluation

The Wisconsin multicube: a new large-scale cache-coherent multiprocessor

Data buffer performance for sequential Prolog architectures

MASA: a multithreaded processor architecture for parallel symbolic computing

Parallel architecture for OPS5

Toward a dataflow/von Neumann hybrid architecture

Content Provider	ACM Digital Library
Author	Iannucci, R. A.
Abstract	Dataflow architectures offer the ability to trade program level parallelism in order to overcome machine level latency. Dataflow further offers a uniform synchronization paradigm, representing one end of a spectrum wherein the unit of scheduling is a single instruction. At the opposite extreme are the von Neumann architectures which schedule on a task, or process, basis.This paper examines the spectrum by proposing a new architecture which is a hybrid of dataflow and von Neumann organizations. The analysis attempts to discover those features of the dataflow architecture, lacking in a von Neumann machine, which are essential for tolerating latency and synchronization costs. These features are captured in the concept of a parallel machine language which can be grafted on top of an otherwise traditional von Neumann base. In such an architecture, the units of scheduling, called scheduling quanta, are bound at compile time rather than at instruction set design time. The parallel machine language supports this notion via a large synchronization name space.A prototypical architecture is described, and results of simulation studies are presented. A comparison is made between the MIT Tagged-Token Dataflow machine and the subject machine which presents a model for understanding the cost of synchronization in a parallel environment.
Starting Page	131
Ending Page	140
Page Count	10
File Format	PDF
ISBN	0818608617
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1988-06-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in