NDLI: Trace-driven simulation of memory system scheduling in multithread application

Please wait, while we are loading the content...

Identifying optimal multicore cache hierarchies for loop-based parallel programs via reuse distance analysis

Rank idle time prediction driven last-level cache writeback

Parallel memory defragmentation on a GPU

A higher order theory of locality

Can parallel data structures rely on automatic memory managers?

Can seqlocks get along with programming language memory models?

Trace-driven simulation of memory system scheduling in multithread application

Analysis of pure methods using garbage collection

Supporting virtual memory in GPGPU without supporting precise exceptions

Towards region-based memory management for Go

A study towards optimal data layout for GPU computing

Design space exploration of memory model for heterogeneous computing

Defensive loop tiling for multi-core processor

Trace-driven simulation of memory system scheduling in multithread application

Content Provider	ACM Digital Library
Author	Chen, Mingyu Zhu, Pengfei Bao, Yungang Chen, Licheng Huang, Yongbing
Abstract	Along with commercial chip-multiprocessors (CMPs) integrating more and more cores, memory systems are playing an increasingly important role in multithread applications. Currently, trace-driven simulation is widely adopted in memory system scheduling research, since it is faster than execution-driven simulation and does not require data computation. On the contrary, due to the same reason, its trace replay for concurrent thread execution lacks data information and contains only addresses, so misplacement occurs in simulations when the trace of one thread runs ahead or behind others. This kind of distortion can cause remarkable errors during research. As shown in our experiment, trace misplacement causes an error rate of up to 10.22% in the metrics, including weighted IPC speedup, harmonic mean of IPC, and CPI throughput. This paper presents a methodology to avoid trace misplacement in trace-driven simulation and to ensure the accuracy of memory scheduling simulation in multithread applications, thus revealing a reliable means to study inter-thread actions in memory systems.
Starting Page	30
Ending Page	37
Page Count	8
File Format	PDF
ISBN	9781450312196
DOI	10.1145/2247684.2247691
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-06-16
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Memory scheduling algorithm Multithread application Trace misplacement Trace-driven simulation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in