NDLI: DOEE: dynamic optimization framework for better energy efficiency

Please wait, while we are loading the content...

Towards a more fault resilient multigrid solver

Exploiting computing power of Xeon and Intel Xeon Phi for a molecular dynamics application

Fast parallel conversion of edge list to adjacency list for large-scale graphs

A research framework for exascale simulations of distributed virtual world environments on high performance computing (HPC) clusters

Fast sparse matrix multiplication on GPU

ExaShark: a scalable hybrid array kit for exascale simulation

A load balancing parallel method for frequent pattern mining on multi-core cluster

Efficient scaling of a hydrodynamics simulation using compiler-based accelerator technology

Sharer status-based caching in tiled multiprocessor systems-on-chip

Accelerating the LOBPCG method on GPUs using a blocked sparse matrix vector product

Incremental, distributed single-linkage hierarchical clustering algorithm using mapreduce

Throughput studies on an InfiniBand interconnect via all-to-all communications

Parallel performance of higher-order methods on GPU hardware

DOEE: dynamic optimization framework for better energy efficiency

Predicting energy consumption relevant indicators of strong scaling HPC applications for different compute resource configurations

A virtual machine model for accelerating relational database joins using a general purpose GPU

Performance analysis and design of a hessenberg reduction using stabilized blocked elementary transformations for new architectures

Efficient algorithms for improving the performance of read operations in distributed file system

Long-time simulation of calcium induced calcium release in a heart cell using the finite element method on a hybrid CPU/GPU node

High performance kirchhoff pre-stack depth: migration on hadoop

Parallel QR algorithm for the C-method: application to the diffraction by gratings and rough surfaces

A study of manycore shared memory architecture as a way to build SOC applications

Solving the Klein-Gordon equation using fourier spectral methods: a benchmark test for computer performance

A self-adaptive method for frequent pattern mining using a CPU-GPU hybrid model

Computational steering for high performance computing: applications on Blue Gene/Q system

Strategies to hide communication for a classical molecular dynamics proxy application

Shared-memory parallelization of the semi-ordered fast iterative method

PerDome: a performance model for heterogeneous computing systems

An improved probability-one homotopy map for tracking constrained clustering solutions

Productive parallel programming with CHARM++

DOEE: dynamic optimization framework for better energy efficiency

Content Provider	ACM Digital Library
Author	Ben-Asher, Yosi Haj-Yihia, Jawad Yasin, Ahmad
Abstract	The growing adoption of mobile devices powered by batteries along with the high power costs in datacenters raise the need for energy efficient computing. Dynamic Voltage and Frequency Scaling is often used by the operating system to balance power-performance. However, optimizing for energy-efficiency faces multiple challenges such as when dealing with non-steady state workloads. In this work we develop DOEE - a novel method that optimizes certain processor features for energy efficiency using user-supplied metrics. The optimization is dynamic, taking into account the runtime characteristics of the workload and the platform. The method instruments monitoring code to search for per-program-phase optimal feature-configurations that ultimately improve system energy efficiency. We demonstrate the framework using the LLVM compiler when tuning the Turbo Boost feature on modern Intel Core processors. Our implementation improves energy efficiency by up to 23% on SPEC CPU2006 benchmarks, outperforming the energy-efficient firmware algorithm. This framework paves the way for auto-tuning additional CPU features.
Starting Page	107
Ending Page	114
Page Count	8
File Format	PDF
ISBN	9781510801011
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-04-12
Publisher Place	San Diego
Access Restriction	Subscribed
Subject Keyword	Compiler Dynamic optimizations Energy efficiency Power Dvfs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving Energy Efficiency with Dynamic Compiler-Directed Function Unit Power Control

Specialized Dynamic Optimizations for High-Performance Energy-Efficient Microarchitecture (2004)

Studying the impact of application-level optimizations on the power consumption of multi-core architectures

A novel scheme for Compiler Optimization Framework

A frequency scaling model for energy efficient DVFS designs based on circuit delay optimization

Dynamic optimization for efficient strong atomicity

Power optimizations for the MLCA using dynamic voltage scaling

Evaluating power-aware optimizations within gcc compiler.

Energy-driven integrated hardware-software optimizations using SimplePower

DOEE: dynamic optimization framework for better energy efficiency

Similar Documents

Improving Energy Efficiency with Dynamic Compiler-Directed Function Unit Power Control

Specialized Dynamic Optimizations for High-Performance Energy-Efficient Microarchitecture (2004)

Studying the impact of application-level optimizations on the power consumption of multi-core architectures

A novel scheme for Compiler Optimization Framework

A frequency scaling model for energy efficient DVFS designs based on circuit delay optimization

Dynamic optimization for efficient strong atomicity

Power optimizations for the MLCA using dynamic voltage scaling

Evaluating power-aware optimizations within gcc compiler.

Energy-driven integrated hardware-software optimizations using SimplePower

DOEE: dynamic optimization framework for better energy efficiency