NDLI: A regularity-driven fast gridless detailed router for high frequency datapath designs

Please wait, while we are loading the content...

Differences in ASIC, COT and processor design (panel)

Buffered Steiner trees for difficult instances

An exact algorithm for coupling-free routing

RC(L) interconnect sizing with second order considerations via posynomial programming

A performance-driven standard-cell placer based on a modified force-directed algorithm

Reporting of standard cell placement results

Application of automated design migration to alternating phase shift mask design

Reticle enhancement technology trends: resource and manufacturability implications for the implementation of physical designs

Impact of RET on physical layouts

Design of robust global power and ground networks

Decoupling capacitance allocation for power supply noise suppression

Overview of continuous optimization advances and applications to circuit tuning

Design and analysis of physical design algorithms

Multi-GHz interconnect effects in microprocessors

Min-cut partitioning with functional replication for technology mapped circuits using minimum area overhead

Maximum current estimation considering power gating

Estimating routing congestion using probabilistic analysis

Dummy feature placement for chemical-mechanical polishing uniformity in a shallow trench isolation process

Slicing floorplan design with boundary-constrained modules

A regularity-driven fast gridless detailed router for high frequency datapath designs

Revisiting floorplan representations

Consistent floorplanning with super hierarchical constraints

ECBL: an extended corner block list with solution space including optimum placement

Rectilinear block packing using O-tree representation

Congestion estimation during top-down placement

Interconnect characteristics of 2.5-D system integration scheme

Hierarchical physical design methodology for multi-million gate chips

Overcoming wireload model uncertainty during physical design

A minimum cost path search algorithm through tile obstacles

An exact algorithm for solving difficult detailed routing problems

Boosters for driving long on-chip interconnects: design issues, interconnect synthesis and comparison with repeaters

Physical design for FPGAs

A comparative study of two Boolean formulations of FPGA detailed routing constraints

Analysis and optimization of thermal issues in high-performance VLSI

Thermal-ADI: a linear-time chip-level dynamic thermal simulation algorithm based on alternating-direction-implicit (ADI) method

A regularity-driven fast gridless detailed router for high frequency datapath designs

Content Provider	ACM Digital Library
Author	Khatri, Sunii P. Das, Sabyasachi
Abstract	We present a new detailed routing methodology specifically designed for datapath layouts. In typical state-of-the-art microprocessor designs, datapaths comprise about 70\% of the logic (excluding caches). Although research on datapath placement and global routing has been reported, very little research has been reported in the area of detailed routing for datapaths.Datapaths typically comprise regular {\em bit-slices} which are replicated. We define anet-cluster, which is collection of similarly structured nets present across different bit-slices. We introduce two clustering schemes (Footprint-driven clusteringandInstance-driven clustering) to extract such net-clusters. Then, we perform astrap-basedrouting on exactly one member net of each net-cluster (in a single representative bit-slice). Next, for each net, wepropagateits route to all other nets in its net-cluster. Our algorithm is unique in that it performs the detailed routing on asinglebit-slice, and infers the routing for all bit-slices using the notion of net clusters.We demonstrate at least 6\$\times\$ speed gains for industrial 32 and 64-bit datapath designs. The regularity of the routes across the bit-slices results in more predictable timing characteristics for the resulting datapath layout.
Starting Page	130
Ending Page	135
Page Count	6
File Format	PDF
ISBN	1581133472
DOI	10.1145/369691.369752
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-04-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Regularity-Driven Fast Gridless Detailed Router for High Frequency Datapath Designs (2001)

Non-slicing floorplanning-based crosstalk reduction on gridless track assignment for a gridless routing system with fast pseudo-tile extraction

NEMO: a new implicit connection graph-based gridless router with multi-layer planes and pseudo-tile propagation

Multilevel Full-Chip Gridless Routing Considering Optical Proximity Correction (2005)

A gridless router for industrial design rules

A fast multilayer general area router for MCM designs

A fast routability-driven router for FPGAs

A “gridless” variable-width channel router for marco cell design

A three-layer gridless channel router with compaction

A regularity-driven fast gridless detailed router for high frequency datapath designs

Similar Documents

A Regularity-Driven Fast Gridless Detailed Router for High Frequency Datapath Designs (2001)

Non-slicing floorplanning-based crosstalk reduction on gridless track assignment for a gridless routing system with fast pseudo-tile extraction

NEMO: a new implicit connection graph-based gridless router with multi-layer planes and pseudo-tile propagation

Multilevel Full-Chip Gridless Routing Considering Optical Proximity Correction (2005)

A gridless router for industrial design rules

A fast multilayer general area router for MCM designs

A fast routability-driven router for FPGAs

A “gridless” variable-width channel router for marco cell design

A three-layer gridless channel router with compaction

A regularity-driven fast gridless detailed router for high frequency datapath designs