NDLI: Range hash for regular expression pre-filtering

Please wait, while we are loading the content...

Fair multithreading on packet processors for scalable network virtualization

Airblue: a system for cross-layer wireless protocol development

End-to-end congestion management for non-blocking multi-stage switching fabrics

Efficient lookahead routing and header compression for multicasting in networks-on-chip

Range hash for regular expression pre-filtering

Axon: a flexible substrate for source-routed ethernet

A new TCB cache to efficiently manage TCP sessions for web servers

An experimental evaluation of distributed rate limiting for cloud computing applications

Galois field hardware architectures for network coding

A folded pipeline network processor architecture for 100 Gbit/s networks

An architecture for software defined cognitive radio

High speed pattern matching algorithm based on deterministic finite automata with faulty transition table

Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

Packet scheduling for deep packet inspection on multi-core architectures

Ensemble routing for datacenter networks

sNICh: efficient last hop networking in the data center

TnT: transparent network tracker for P2P applications

Chimpp: a click-based programming and simulation environment for reconfigurable networking hardware

Design of a secure packet processor

HELIOS: a high energy-efficiency locally-scheduled input-queued optical switch

Destination-based adaptive routing on 2D mesh networks

DOS: a scalable optical switch for datacenters

Power optimization for multimedia transcoding on multicore servers

The case for hardware transactional memory in software packet processing

A traffic-aware top-N firewall ruleset approximation algorithm

NetEx: efficient and cost-effective internet bulk content delivery

Bit-shuffled trie: a new approach for IP address lookup

Evolution of cache replacement policies to track heavy-hitter flows

Efficient packet classification algorithm based on entropy

Load balancing packets on a tile-based massive multi-core processor with S-NUCA

Fast regular expression matching in hardware using NFA-BDD combination

Simple two-priority, low-jitter scheduler

Improving PC-based OpenFlow switching performance

TED: tool for testing and debugging uDAPL

NFA split architecture for fast regular expression matching

Software-based implementations of updateable data structures for high-speed URL matching

Throughput of random arbitration for approximate matchings

Range hash for regular expression pre-filtering

Content Provider	ACM Digital Library
Author	Wei, Rihua Chao, H. Jonathan Artan, N. Sertac Guo, Xiangyi Bando, Masanori
Abstract	Recently, major Internet carriers and vendors successfully tested high-speed backbone networks at 100-Gbps line speed to support rapid growth of the Internet traffic demands. In addition, traffic is getting more concentrated to points such as data centers, and demand for protecting such high-speed networks from attack traffic is increasing. Deep Packet Inspection (DPI) with Regular Expression (RegEx) detection is the de facto defense mechanism agains network intrusions. However, current RegEx detection systems cannot keep up with the upcoming high-speed line rate. The RegExes consist of three types of components, exact strings, character classes (CC), and repetitions. Exact string and repetition matching have been widely studied by RegEx research community for better performance. Yet, although more than 55% of RegExes in Snort signature set contain at least one CC, hardware based solutions that focus on CC detection is limited. In this paper we propose a new CC detection architecture called Range Hash that is suitable for high-speed, compact CC detection. Additionally, we propose a practical application of the Range Hash architecture where it can be used as a pre-filter for a Regular Expression detection system to increase overall RegEx detection performance. Based on our hardware prototype design which runs at 250MHz, Range Hash can reach to 100-Gbps CC detection throughput with today's FPGA chips.
Starting Page	1
Ending Page	12
Page Count	12
File Format	PDF
ISBN	9781450303798
DOI	10.1145/1872007.1872032
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-10-25
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Range matching Fpga Network intrusion detection system Range hash Regular expressions Pre-filter Hardware Deep packet inspection Security
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Range hash for regular expression pre-filtering

Memory-efficient distribution of regular expressions for fast deep packet inspection

LaFA: lookahead finite automata for scalable regular expression detection

Fast and memory-efficient regular expression matching for deep packet inspection

A multiple regular expressions matching architecture for network intrusion detection system

Packet pre-filtering for network intrusion detection

Memory-efficient content filtering hardware for high-speed intrusion detection systems

A FPGA-based deep packet inspection engine for Network Intrusion Detection System

Range Hash for Regular Expression Pre-Filtering

Range hash for regular expression pre-filtering

Similar Documents

Range hash for regular expression pre-filtering

Memory-efficient distribution of regular expressions for fast deep packet inspection

LaFA: lookahead finite automata for scalable regular expression detection

Fast and memory-efficient regular expression matching for deep packet inspection

A multiple regular expressions matching architecture for network intrusion detection system

Packet pre-filtering for network intrusion detection

Memory-efficient content filtering hardware for high-speed intrusion detection systems

A FPGA-based deep packet inspection engine for Network Intrusion Detection System

Range Hash for Regular Expression Pre-Filtering

Range hash for regular expression pre-filtering