NDLI: Fair multithreading on packet processors for scalable network virtualization

Please wait, while we are loading the content...

Fair multithreading on packet processors for scalable network virtualization

Airblue: a system for cross-layer wireless protocol development

End-to-end congestion management for non-blocking multi-stage switching fabrics

Efficient lookahead routing and header compression for multicasting in networks-on-chip

Range hash for regular expression pre-filtering

Axon: a flexible substrate for source-routed ethernet

A new TCB cache to efficiently manage TCP sessions for web servers

An experimental evaluation of distributed rate limiting for cloud computing applications

Galois field hardware architectures for network coding

A folded pipeline network processor architecture for 100 Gbit/s networks

An architecture for software defined cognitive radio

High speed pattern matching algorithm based on deterministic finite automata with faulty transition table

Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

Packet scheduling for deep packet inspection on multi-core architectures

Ensemble routing for datacenter networks

sNICh: efficient last hop networking in the data center

TnT: transparent network tracker for P2P applications

Chimpp: a click-based programming and simulation environment for reconfigurable networking hardware

Design of a secure packet processor

HELIOS: a high energy-efficiency locally-scheduled input-queued optical switch

Destination-based adaptive routing on 2D mesh networks

DOS: a scalable optical switch for datacenters

Power optimization for multimedia transcoding on multicore servers

The case for hardware transactional memory in software packet processing

A traffic-aware top-N firewall ruleset approximation algorithm

NetEx: efficient and cost-effective internet bulk content delivery

Bit-shuffled trie: a new approach for IP address lookup

Evolution of cache replacement policies to track heavy-hitter flows

Efficient packet classification algorithm based on entropy

Load balancing packets on a tile-based massive multi-core processor with S-NUCA

Fast regular expression matching in hardware using NFA-BDD combination

Simple two-priority, low-jitter scheduler

Improving PC-based OpenFlow switching performance

TED: tool for testing and debugging uDAPL

NFA split architecture for fast regular expression matching

Software-based implementations of updateable data structures for high-speed URL matching

Throughput of random arbitration for approximate matchings

Fair multithreading on packet processors for scalable network virtualization

Content Provider	ACM Digital Library
Author	Wu, Qiang Shanbhag, Shashank Wolf, Tilman
Abstract	Network virtualization requires careful control of networking resources, including link bandwidth, router memory, and packet processing time. Isolation and fair sharing of processing resources in current high-performance packet processors occur at the granularity of entire processor cores. Scaling of network virtualization to larger numbers of parallel slices requires a more fine-grained processor sharing mechanism. Our work presents a novel approach, called Fair Multithreading (FMT), that allows hardware threads to share a processor core while ensuring isolation and weighted fair access. We present an analysis of the FMT algorithm and a prototype implementation on a NetFPGA system. Our evaluation results indicate that FMT can be implemented at speeds that are necessary to make scheduling decisions at the instruction level. We show the impact of having such fine-grained processor schedulers in substrate nodes by comparing the resource utilization of virtual network slices in our system to traditional whole-core allocations. Our simulation results show the FMT-based substrate networks can be utilized more efficiently and more virtual network requests can be accommodated. These results indicate the significant improvement in system scalability that can be gained from our fine-grained processor scheduling system.
Starting Page	1
Ending Page	11
Page Count	11
File Format	PDF
ISBN	9781450303798
DOI	10.1145/1872007.1872009
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-10-25
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fair multithreading on packet processors for scalable network virtualization

Managing memory access latency in packet processing

Controlling Network Processors by Using Packet-Processing Cores

Overcoming the memory wall in packet processing: hammers or ladders?

Overcoming the memory wall in packet processing

Architectural support for network applications on simultaneous multithreading processors.

Design of interleaved multithreading for Network Processors on Chip

TFlux: A Portable Platform for Data-Driven Multithreading on Commodity Multicore Systems

Hybrid multithreading for VLIW processors

Fair multithreading on packet processors for scalable network virtualization

Similar Documents

Fair multithreading on packet processors for scalable network virtualization

Managing memory access latency in packet processing

Controlling Network Processors by Using Packet-Processing Cores

Overcoming the memory wall in packet processing: hammers or ladders?

Overcoming the memory wall in packet processing

Architectural support for network applications on simultaneous multithreading processors.

Design of interleaved multithreading for Network Processors on Chip

TFlux: A Portable Platform for Data-Driven Multithreading on Commodity Multicore Systems

Hybrid multithreading for VLIW processors

Fair multithreading on packet processors for scalable network virtualization