NDLI: A multiple regular expressions matching architecture for network intrusion detection system

Content Provider	IEEE Xplore Digital Library
Author	Wei Zhang Tian Song Dongsheng Wang
Copyright Year	2008
Description	Author affiliation: Microprocessor & SoC Tech. R&D, Tsinghua Univ., Beijing (Dongsheng Wang) \|\| Sch. of Comput. Sci. & Tech., Beijing Inst. of Technol., Beijing (Tian Song) \|\| Dept. of Comput. Sci. & Tech., Tsinghua Univ., Beijing (Wei Zhang)
Abstract	Regular expressions are increasingly used in network security applications. Multiple regular expressions matching is one of the most important performance bottlenecks in those systems. This paper proposes a new hardware-based multiple regular-expressions matching architecture, called MRM, for network intrusion detection system. It shows that traditional algorithm, such as AC, has to face the serious spatial explosion problem when simultaneously detecting a large number of regular expressions because of constrained repetitions. MRM utilizes hardware RAM modules to share matching signals and exploits hardware register counting to implement constrained repetitions. This paper also proposes a software compiler to construct the hardware architecture and generate information in MRM's RAMs for the given regular expressions. Experiments in actual snort and bro regular expression sets show that MRM can achieve the high throughput of 2.1 Gbps and 2.8 Gbps on Virtex2 and Virtex4 devices respectively.
Starting Page	687
Ending Page	691
File Size	2999616
Page Count	5
File Format	PDF
ISBN	9781424423736
DOI	10.1109/CHINACOM.2008.4685118
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-08-25
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	pattern matching Doped fiber amplifiers Inspection intrusion detection Face detection regular expression matching Intrusion detection Information security Automata Computer architecture Hardware Pattern matching Payloads
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DFA-Based Regular Expression Matching on Compressed Traffic

Fast and memory-efficient regular expression matching for deep packet inspection

Deterministic Finite Automata for pattern matching in FPGA for intrusion detection

Hybrid memory architecture for regular expression matching

Constraint Repetition Inspection for Regular Expression on FPGA

A Comparative Study on DFA-Based Pattern Matching for Deep Packet Inspection

Pattern-Based DFA for Memory-Efficient and Scalable Multiple Regular Expression Matching

A multiple simple regular expression matching architecture and coprocessor for deep packet inspection

High-Speed Memory-Efficient Network Intrusion Detection System

A multiple regular expressions matching architecture for network intrusion detection system

Similar Documents

DFA-Based Regular Expression Matching on Compressed Traffic

Fast and memory-efficient regular expression matching for deep packet inspection

Deterministic Finite Automata for pattern matching in FPGA for intrusion detection

Hybrid memory architecture for regular expression matching

Constraint Repetition Inspection for Regular Expression on FPGA

A Comparative Study on DFA-Based Pattern Matching for Deep Packet Inspection

Pattern-Based DFA for Memory-Efficient and Scalable Multiple Regular Expression Matching

A multiple simple regular expression matching architecture and coprocessor for deep packet inspection

High-Speed Memory-Efficient Network Intrusion Detection System

A multiple regular expressions matching architecture for network intrusion detection system