NDLI: Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology

Please wait, while we are loading the content...

Message from the general co-chairs

Microarchitecture in the system-level integration era

Architectures and algorithms for millisecond-scale molecular dynamics simulations of proteins

Temporal instruction fetch streaming

A distributed processor state management architecture for large-window processors

Strategies for mapping dataflow blocks to distributed hardware

Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence

Token tenure: PATCHing token counting using directory-based cache coherence

Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs

Implementing high availability memory with a duplication cache

A novel cache architecture with enhanced performance and security

A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags

SHARK: Architectural support for autonomic protection against stealth by rootkit exploits

Testudo: Heavyweight security analysis via statistical sampling

Facelift: Hiding and slowing down aging in multicores

The StageNet fabric for constructing resilient multicore systems

From SODA to scotch: The evolution of a wireless baseband processor

Tradeoffs in designing accelerator architectures for visual computing

Toward a multicore architecture for real-time ray-tracing

Power to the people: Leveraging human physiological traits to control microprocessor frequency

Prefetch-Aware DRAM Controllers

Mini-rank: Adaptive DRAM architecture for improving memory power efficiency

Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency

Notary: Hardware techniques to enhance signatures

Dependence-aware transactional memory for increased concurrency

Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer

CPR: Composable performance regression for scalable multiprocessor models

Online design bug detection: RTL analysis, flexible mechanisms, and evaluation

Verification of chip multiprocessor memory systems using a relaxed scoreboard

A performance-correctness explicitly-decoupled architecture

Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach

Copy or Discard execution model for speculative parallelization on multicores

Token flow control

Adaptive data compression for high-performance low-power on-chip networks

Efficient unicast and multicast support for CMPs

Power reduction of CMP communication networks via RF-interconnects

Evaluating the effects of cache redundancy on profit

NBTI tolerant microarchitecture design in the presence of process variation

Shapeshifter: Dynamically changing pipeline width and speed to address process variations

EVAL: Utilizing processors with variation-induced timing errors

Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology

Low-power, high-performance analog neural branch prediction

Reconfigurable energy efficient near threshold cache architectures

Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology

Content Provider	ACM Digital Library
Abstract	As semiconductor processing techniques continue to scale down, transient faults, also known as soft errors, are increasingly becoming a reliability threat to high-performance microprocessors fabricated using state-of-the-art CMOS technologies. Emerging 3D chip integration techniques leverage vertically stacked structures to reduce on-chip wire delay and have shown the capability of overcoming interconnect bottlenecks as well as reducing power consumption. While the benefits of 3D die stacking on microprocessor performance and power have been extensively investigated recently, its implication on transient fault susceptibility is largely unknown. In this work, we make the first attempt to characterize microarchitecture soft error vulnerabilities across the stacked chip layers under 3D integration technologies. Using models and simulations that capture soft error physical mechanism and circuit/architecture level impact, our study reveals the opportunities of leveraging 3D integration (e.g. the structure of vertical stacking and the incorporation of heterogeneous process technologies) to achieve enhanced reliability. We showcase that the first characteristic allows outer-layers to shield inter-layers from particle strikes and the second feature enables the deployment of error resilience device techniques (e.g. Silicon-On-Insulator) on vulnerable layers to achieve a reliability target while minimizing manufacturing cost. We further propose a set of microarchitecture techniques which can effectively exploit the reliability benefits offered by 3D technologies. For example, we propose the scheduling of vulnerable in-flight instructions to reliable layers and design robust register files by combing reliability-hardened circuits, program value vulnerability and 3D integration techniques. Experimental results show that these techniques are able to substantially reduce 3D microarchitectures’ soft error rate by up to 88% compared to a planar design. We further evaluate the thermal implication of the proposed techniques and conclude that their impact on chip temperature is negligible.
Starting Page	435
Ending Page	446
Page Count	12
File Format	PDF
ISBN	9781424428366
DOI	10.1109/MICRO.2008.4771811
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-11-08
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in