NDLI: Fine-grained island style architecture for molecular electronic devices

Please wait, while we are loading the content...

A 90nm low-power FPGA for battery-powered applications

Optimality study of logic synthesis for LUT-based FPGAs

Design, implementation, and verification of active cache emulator (ACE)

Yield enhancements of design-specific FPGAs

Performance benefits of monolithically stacked 3D-FPGA

A reconfigurable hardware based embedded scheduler for buffered crossbar switches

Armada: timing-driven pipeline-aware routing for FPGAs

Application-specific customization of soft processor microarchitecture

FPGAs with multidimensional mesh topology

Testing embedded RAM modules in SRAM-based FPGAs

High speed FIR filter implementation using add and shift method

Embedded floating-point units in FPGAs

Improvements to technology mapping for LUT-based FPGAs

Modeling the data-dependent performance of pattern-matching architectures

FPGA clock network architecture: flexibility vs. area and power

Magnetic tunnelling junction based FPGA

An adaptive Reed-Solomon errors-and-erasures decoder

Combining module selection and resource sharing for efficient FPGA pipeline synthesis

Fast and accurate resource estimation of automatically generated custom DFT IP cores

Evaluation of granularity on threshold voltage control in flex power FPGA

Jaguar: a compiler infrastructure for Java reconfigurable computing

Manifold similarity search of DNA sequences with reconfigurable hardware

Measuring the gap between FPGAs and ASICs

Improving performance and robustness of domain-specific CPLDs

An iterative division algorithm for FPGAs

A reconfigurable architecture for hybrid CMOS/Nanodevice circuits

A compact FPGA implementation of the hash function whirlpool

Power-aware RAM mapping for FPGA embedded memory blocks

A novel methodology for designing high-performance and low-energy FPGA routing architecture

Effective clustering technique to optimize routability of outer cluster nets

The routability of multiprocessor network topologies in FPGAs

Autonomous-repair cell for fault tolerant dynamic-reconfigurable devices

Configuration tools for a new multilevel hierarchical FPGA

FPGA based RAID 6 hardware accelerator

A multilevel hierarchical interconnection structure for FPGA

Simulative analysis of dynamic scheduling heuristics for reconfigurable computing of parallel applications

A real-time implementation of Richardson-Lucy deconvolution

A programmable majority logic array using molecular scale electronics

A generic lookup cache architecture for network processing applications

Fine-grained island style architecture for molecular electronic devices

Efficient use of communications between an FPGA's embedded processor and its reconfigurable logic

Test and recovery for fine-grained nanoscale architectures

Building a flexible and scalable DRAM interface for networking applications on FPGAs

A type architecture for hybrid micro-parallel computers

Periodic licensing of FPGA based intellectual property

Post-placement interconnect entropy

A Performance model for accelerating scientific applications on reconfigurable computers

Reconfigurable computing with multiscale data fusion for remote sensing

A reconfigurable architecture for network intrusion detection using principal component analysis

GSFAP adaptive filtering using log arithmetic for resource-constrained embedded systems

Flexible implementation of genetic algorithms on FPGAs

Context-free-grammar based token tagger in reconfigurable devices

Fine-grained island style architecture for molecular electronic devices

Content Provider	ACM Digital Library
Author	Rad, Reza M. Tehranipoor, Mohammad
Abstract	In this paper a fine-grained island style architecture is proposed based on crossbars of nanowires with diode-logic created by molecular devices. A multiple-bit access mechanism is the main requirement for the clusters in every island style architecture to provide inputs, outputs and configuration bits. Island style FPGA architecture with its rich interconnect capabilities seems to be a proper choice for high-level architectures in nanoscale devices. Providing appropriate access to all clusters inside such architectures to communicate with input, output and configuration signals is the main requirement in these structures. In this paper, a multiple-bit DMUX scheme is proposed to act as CMOS-Nano interface and facilitate the configuration and input/output transfer to the nanoscale crossbar structure of the clusters. Two different architectures for the multiple-bit DMUX are proposed. The first DMUX architecture uses nano-imprint technology to provide the required interconnections between nanowires in the architecture and hence is completely nanoscale while the second architecture uses CMOS wires as select lines of the DMUX. These two architectures are analyzed in terms of area overhead based on the number of CMOS and nanoscale wires used in them. The calculations show that both approaches are area efficient when compared to their CMOS counterpart. The estimates also show that for a wide variety of cluster sizes, area of a cluster, that can be configured as large number of lookup tables (LUTs), is significantly smaller than a single 4-input CMOS LUT (22 nm technology). The proposed nano architecture also has its novelty in structure of the clusters and the way these clusters can be used to implement multiple logic functions on them.
Starting Page	226
Ending Page	226
Page Count	1
ISBN	1595932925
DOI	10.1145/1117201.1117241
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-02-22
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in