NDLI: Armada: timing-driven pipeline-aware routing for FPGAs

Please wait, while we are loading the content...

A 90nm low-power FPGA for battery-powered applications

Optimality study of logic synthesis for LUT-based FPGAs

Design, implementation, and verification of active cache emulator (ACE)

Yield enhancements of design-specific FPGAs

Performance benefits of monolithically stacked 3D-FPGA

A reconfigurable hardware based embedded scheduler for buffered crossbar switches

Armada: timing-driven pipeline-aware routing for FPGAs

Application-specific customization of soft processor microarchitecture

FPGAs with multidimensional mesh topology

Testing embedded RAM modules in SRAM-based FPGAs

High speed FIR filter implementation using add and shift method

Embedded floating-point units in FPGAs

Improvements to technology mapping for LUT-based FPGAs

Modeling the data-dependent performance of pattern-matching architectures

FPGA clock network architecture: flexibility vs. area and power

Magnetic tunnelling junction based FPGA

An adaptive Reed-Solomon errors-and-erasures decoder

Combining module selection and resource sharing for efficient FPGA pipeline synthesis

Fast and accurate resource estimation of automatically generated custom DFT IP cores

Evaluation of granularity on threshold voltage control in flex power FPGA

Jaguar: a compiler infrastructure for Java reconfigurable computing

Measuring the gap between FPGAs and ASICs

Improving performance and robustness of domain-specific CPLDs

An iterative division algorithm for FPGAs

A reconfigurable architecture for hybrid CMOS/Nanodevice circuits

A compact FPGA implementation of the hash function whirlpool

Power-aware RAM mapping for FPGA embedded memory blocks

A novel methodology for designing high-performance and low-energy FPGA routing architecture

Effective clustering technique to optimize routability of outer cluster nets

The routability of multiprocessor network topologies in FPGAs

Autonomous-repair cell for fault tolerant dynamic-reconfigurable devices

Configuration tools for a new multilevel hierarchical FPGA

FPGA based RAID 6 hardware accelerator

A multilevel hierarchical interconnection structure for FPGA

Simulative analysis of dynamic scheduling heuristics for reconfigurable computing of parallel applications

A real-time implementation of Richardson-Lucy deconvolution

A programmable majority logic array using molecular scale electronics

A generic lookup cache architecture for network processing applications

Fine-grained island style architecture for molecular electronic devices

Efficient use of communications between an FPGA's embedded processor and its reconfigurable logic

Test and recovery for fine-grained nanoscale architectures

Building a flexible and scalable DRAM interface for networking applications on FPGAs

A type architecture for hybrid micro-parallel computers

Periodic licensing of FPGA based intellectual property

Post-placement interconnect entropy

A Performance model for accelerating scientific applications on reconfigurable computers

Reconfigurable computing with multiscale data fusion for remote sensing

A reconfigurable architecture for network intrusion detection using principal component analysis

GSFAP adaptive filtering using log arithmetic for resource-constrained embedded systems

Flexible implementation of genetic algorithms on FPGAs

Context-free-grammar based token tagger in reconfigurable devices

Armada: timing-driven pipeline-aware routing for FPGAs

Content Provider	ACM Digital Library
Author	Hauck, Scott Eguro, Ken
Abstract	While previous research has shown that FPGAs can efficiently implement many types of computations, their flexibility inherently limits their clock rate. Several research groups have attempted to address this by developing new architectures that include registered switchpoints within their interconnect. Unfortunately, this pipelined communication presents a new and difficult problem for detailed routing tools. Known as the N-Delay Routing Problem, it has been proven to be NP-Complete. Although there have been two heuristics developed to address this issue, both have certain limitations and neither approach considers timing during the routing process. While timing-driven conventional routing is largely considered to be a solved problem, there are several issues inherent to the N-Delay Routing problem make addressing timing particularly difficult. In this paper we discuss the nature of these problems and present a new timing-driven pipeline-aware router that produces as much as 60% better critical path delay than previous efforts.
Starting Page	169
Ending Page	178
Page Count	10
File Format	PDF
ISBN	1595932925
DOI	10.1145/1117201.1117227
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-02-22
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Pipeline routing Pipeline fpga Reconfigurable computing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Armada: Timing-Driven Pipeline-Aware Routing for FPGAs

Armada: Timing-Driven Pipeline-Aware Routing for FPGAs (2006)

Variation-aware routing for FPGAs

Timing-driven routing for FPGAs based on Lagrangian relaxation

Fast congestion-aware timing-driven placement for island FPGA

A crosstalk-aware timing-driven router for FPGAs

Performance improvements through timing driven reconfiguration of black-boxes in platform fpgas.

Fast timing-driven partitioning-based placement for island style FPGAs

Timing-driven routing for symmetrical array-based fpgas (2000).

Armada: timing-driven pipeline-aware routing for FPGAs

Similar Documents

Armada: Timing-Driven Pipeline-Aware Routing for FPGAs

Armada: Timing-Driven Pipeline-Aware Routing for FPGAs (2006)

Variation-aware routing for FPGAs

Timing-driven routing for FPGAs based on Lagrangian relaxation

Fast congestion-aware timing-driven placement for island FPGA

A crosstalk-aware timing-driven router for FPGAs

Performance improvements through timing driven reconfiguration of black-boxes in platform fpgas.

Fast timing-driven partitioning-based placement for island style FPGAs

Timing-driven routing for symmetrical array-based fpgas (2000).

Armada: timing-driven pipeline-aware routing for FPGAs