NDLI: Application-specific customization of soft processor microarchitecture

Please wait, while we are loading the content...

A 90nm low-power FPGA for battery-powered applications

Optimality study of logic synthesis for LUT-based FPGAs

Design, implementation, and verification of active cache emulator (ACE)

Yield enhancements of design-specific FPGAs

Performance benefits of monolithically stacked 3D-FPGA

A reconfigurable hardware based embedded scheduler for buffered crossbar switches

Armada: timing-driven pipeline-aware routing for FPGAs

Application-specific customization of soft processor microarchitecture

FPGAs with multidimensional mesh topology

Testing embedded RAM modules in SRAM-based FPGAs

High speed FIR filter implementation using add and shift method

Embedded floating-point units in FPGAs

Improvements to technology mapping for LUT-based FPGAs

Modeling the data-dependent performance of pattern-matching architectures

FPGA clock network architecture: flexibility vs. area and power

Magnetic tunnelling junction based FPGA

An adaptive Reed-Solomon errors-and-erasures decoder

Combining module selection and resource sharing for efficient FPGA pipeline synthesis

Fast and accurate resource estimation of automatically generated custom DFT IP cores

Evaluation of granularity on threshold voltage control in flex power FPGA

Jaguar: a compiler infrastructure for Java reconfigurable computing

Manifold similarity search of DNA sequences with reconfigurable hardware

Measuring the gap between FPGAs and ASICs

Improving performance and robustness of domain-specific CPLDs

An iterative division algorithm for FPGAs

A reconfigurable architecture for hybrid CMOS/Nanodevice circuits

A compact FPGA implementation of the hash function whirlpool

Power-aware RAM mapping for FPGA embedded memory blocks

A novel methodology for designing high-performance and low-energy FPGA routing architecture

Effective clustering technique to optimize routability of outer cluster nets

The routability of multiprocessor network topologies in FPGAs

Autonomous-repair cell for fault tolerant dynamic-reconfigurable devices

Configuration tools for a new multilevel hierarchical FPGA

FPGA based RAID 6 hardware accelerator

A multilevel hierarchical interconnection structure for FPGA

Simulative analysis of dynamic scheduling heuristics for reconfigurable computing of parallel applications

A real-time implementation of Richardson-Lucy deconvolution

A programmable majority logic array using molecular scale electronics

A generic lookup cache architecture for network processing applications

Fine-grained island style architecture for molecular electronic devices

Efficient use of communications between an FPGA's embedded processor and its reconfigurable logic

Test and recovery for fine-grained nanoscale architectures

Building a flexible and scalable DRAM interface for networking applications on FPGAs

A type architecture for hybrid micro-parallel computers

Periodic licensing of FPGA based intellectual property

Post-placement interconnect entropy

A Performance model for accelerating scientific applications on reconfigurable computers

Reconfigurable computing with multiscale data fusion for remote sensing

A reconfigurable architecture for network intrusion detection using principal component analysis

GSFAP adaptive filtering using log arithmetic for resource-constrained embedded systems

Flexible implementation of genetic algorithms on FPGAs

Context-free-grammar based token tagger in reconfigurable devices

Application-specific customization of soft processor microarchitecture

Content Provider	ACM Digital Library
Author	Yiannacouras, Peter Steffan, J. Gregory Rose, Jonathan
Abstract	A key advantage of soft processors (processors built on an FPGA programmable fabric) over hard processors is that they can be customized to suit an application program's specific software. This notion has been exploited in the past principally through the use of application-specific instructions. While commercial soft processors are now widely deployed, they are available in only a few microarchitectural variations. In this work we explore the advantage of tuning the processor's microarchitecture to specific software applications, and show that there are significant advantages in doing so.Using an infrastructure for automatically generating soft processors that span the area/speed design space (while remaining competitive with Altera's Nios II variations), we explore the impact of tuning several aspects of microarchitecture including: (i) hardware vs software multiplication support; (ii) shifter implementation; and (iii) pipeline depth, organization, and forwarding. We find that the processor design that is fastest overall (on average across our embedded benchmark applications) is often also the fastest design for an individual application. However, in terms of area efficiency (i.e., performance-per-area), we demonstrate that a tuned microarchitecture can offer up to 30% improvement for three of the benchmarks and on average 11.4% improvement over the fastest-on-average design. We also show that our benchmark applications use only 50% of the available instructions on average, and that a processor customized to support only that subset of the ISA for a specific application can on average offer 25% savings in both area and energy. Finally, when both techniques for customization are combined we obtain an average improvement in performance-per-area of 25%.
Starting Page	201
Ending Page	210
Page Count	10
File Format	PDF
ISBN	1595932925
DOI	10.1145/1117201.1117231
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-02-22
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Microarchitecture Soft processor Spree Rtl generation Application specific Embedded processor Fpga Asip Customization Nios
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in