NDLI: Variation-tolerant non-uniform 3D cache management in die stacked multicore processor

Please wait, while we are loading the content...

POWER7 multi-core processor design

Characterizing and mitigating the impact of process variations on phase change based memory systems

Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping

Improving cache lifetime reliability at ultra-low voltages

BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support

Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures

Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy

In-network coherence filtering: snoopy coherence without broadcasts

Why design must change: rethinking digital design

Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip

Coordinated control of multiple prefetchers in multi-core systems

Using a configurable processor generator for computer architecture prototyping

Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches

Tribeca: design for PVT variations with local recovery and fine-grained adaptation

McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures

Optimizing shared cache behavior of chip multiprocessors

Light64: lightweight hardware support for data race detection during systematic testing of parallel programs

Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling

DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage

ZerehCache: armoring cache architectures in high defect density technologies

EazyHTM: eager-lazy hardware transactional memory

A microarchitecture-based framework for pre- and post-silicon power delivery analysis

An hybrid eDRAM/SRAM macrocell to implement first-level data caches

SCARAB: a single cycle adaptive routing and bufferless network

Application-aware prioritization mechanisms for on-chip networks

Improving memory bank-level parallelism in the presence of prefetching

Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications

Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems

The BubbleWrap many-core: popping cores for sequential acceleration

Characterizing the resource-sharing levels in the UltraSPARC T2 processor

SHARP control: controlled shared cache management in chip multiprocessors

Finding concurrency bugs with context-aware communication graphs

Characterizing flash memory: anomalies, observations, and applications

Tree register allocation

Low Vccmin fault-tolerant cache with highly predictable performance

Proactive transaction scheduling for contention management

Reducing peak power with a table-driven adaptive processor core

Variation-tolerant non-uniform 3D cache management in die stacked multicore processor

Low-cost router microarchitecture for on-chip networks

A case for dynamic frequency tuning in on-chip networks

ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem

Ordering decoupled metadata accesses in multiprocessors

A tagless coherence directory

Multiple clock and voltage domains for chip multi processors

Execution leases: a hardware-supported mechanism for enforcing strong non-interference

Adaptive line placement with the set balancing cache

Offline symbolic analysis for multi-processor execution replay

Complexity effective memory access scheduling for many-core accelerator architectures

Portable compiler optimisation across embedded programs and microarchitectures using machine learning

mSWAT: low-cost hardware fault detection and diagnosis for multicore systems

Light speed arbitration and flow control for nanophotonic interconnects

Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance

Control flow obfuscation with information flow tracking

Architecting a chunk-based memory race recorder in modern CMPs

Variation-tolerant non-uniform 3D cache management in die stacked multicore processor

Content Provider	ACM Digital Library
Author	Du, Yu Yang, Jun Zhang, Youtao Zhao, Bo
Abstract	Process variations in integrated circuits have significant impact on their performance, leakage and stability. This is particularly evident in large, regular and dense structures such as DRAMs. DRAMs are built using minimized transistors with presumably uniform speed in an organized array structure. Process variation can introduce latency disparity among different memory arrays. With the proliferation of 3D stacking technology, DRAMs become a favorable choice for stacking on top of a multicore processor as a last level cache for large capacity, high bandwidth, and low power. Hence, variations in bank speed creates a unique problem of non-uniform cache accesses in 3D space. In this paper, we investigate cache management techniques for tolerating process variation in a 3D DRAM stacked onto a multicore processor. We modeled the process variation in a 4-layer DRAM memory to characterize the latency variations among different banks. As a result, the notion of fast and slow banks from the core's standpoint is no longer associated with their physical distances with the banks. They are determined by the different bank latencies due to process variation. We develop cache migration schemes that utilizes fast banks while limiting the cost due to migration. Our experiments show that there is a great performance benefit in exploiting fast memory banks through migration. On average, a variation-aware management can improve the performance of a workload over the baseline (where one of the slowest bank speed is assumed for all banks) by 17.8%. We are also only 0.45% away in performance from an ideal memory where no process variation is present.
Starting Page	222
Ending Page	231
Page Count	10
File Format	PDF
ISBN	9781605587981
DOI	10.1145/1669112.1669141
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-12-12
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Nuca 3d die stacking Dram Process variation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in