NDLI: Engineering a scalable Boolean matching based on EDA SaaS 2.0

Please wait, while we are loading the content...

Fidelity metrics for estimation models

Analysis and optimization of SRAM robustness for double patterning lithography

On behavioral model equivalence checking for large analog/mixed signal systems

Aging analysis at gate and macro cell level

Design-aware mask inspection

SETS: stochastic execution time scheduling for multicore systems by joint state space and Monte Carlo

MVP: capture-power reduction with minimum-violations partitioning for delay testing

System-level impact of chip-level failure mechanisms and screens

Hierarchical memory scheduling for multimedia MPSoCs

The fast optimal voltage partitioning algorithm for peak power density minimization

Yield enhancement for 3D-stacked memory by redundancy sharing across dies

Design automation towards reliable analog integrated circuits

Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations

Generalized nonlinear timing/phase macromodeling: theory, numerical methods and applications

An auction based pre-processing technique to determine detour in global routing

Transaction level modeling in practice: motivation and introduction

Selective instruction set muting for energy-aware adaptive processors

SPIRE: a retiming-based physical-synthesis transformation system

Board driven I/O planning & optimization

A synthesis flow for digital signal processing with biomolecular reactions

Novel binary linear programming for high performance clock mesh synthesis

3D-ICE: fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling

Manufacturing and characteristics of low-voltage organic thin-film transistors

Active learning framework for post-silicon variation extraction and test cost reduction

3POr: parallel projection based parameterized order reduction for multi-dimensional linear models

Native-conflict-aware wire perturbation for double patterning technology

Digital microfluidic biochips: a vision for functional diversity and more than Moore

Bi-decomposition of large Boolean functions using blocking edge graphs

Obstacle-avoiding rectilinear Steiner minimum tree construction: an optimal approach

Misleading energy and performance claims in sub/near threshold digital systems

Fuzzy control for enforcing energy efficiency in high-performance 3D systems

SimPL: an effective placement algorithm

Characterizing the lifetime reliability of manycore processors with core-level redundancy

Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis

A robust functional ECO engine by SAT proof minimization and interpolation techniques

Online selection of effective functional test programs based on novelty detection

PEDS: passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation

Fast performance evaluation of fixed-point systems with un-smooth operators

WISDOM: wire spreading enhanced decomposition of masks in double patterning lithography

An algorithm for exploiting modeling error statistics to enable robust analog optimization

Resilient microprocessor design for improving performance and energy efficiency

SMATO: simultaneous mask and target optimization for improving lithographic process window

Combining optimistic and pessimistic DVS scheduling: an adaptive scheme and analysis

Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs

Cross-layer error resilience for robust systems

Credit borrow and repay: sharing DRAM with minimum latency and bandwidth guarantees

Post-placement power optimization with multi-bit flip-flops

Mathematical yield estimation for two-dimensional-redundancy memory arrays

Energy-efficient 60GHz wireless transceiver design

A self-evolving design methodology for power efficient multi-core systems

Phase equations for quasi-periodic oscillators

Simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing

Standards for system level design

Optimal algorithm for profile-based power gating: a compiler technique for reducing leakage on execution units in microprocessors

Redundant-wires-aware ECO timing and mask cost optimization

Recent research development in PCB layout

A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips

Low-power clock trees for CPUs

Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis

Design and manufacturing of organic RFID circuits: coping with intrinsic parameter variations in organic devices by circuit design

Analysis of circuit dynamic behavior with timed ternary decision diagram

A hierarchical matrix inversion algorithm for vectorless power grid verification

A lower bound computation method for evaluation of statistical design techniques

Peak current reduction by simultaneous state replication and re-encoding

On the escape routing of differential pairs

Stretching the limit of microarchitectural level leakage control with adaptive light-weight Vth hopping

Unified analytical global placement for large-scale mixed-size circuit designs

Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs

Simulation of random telegraph noise with 2-stage equivalent circuit

Efficient arithmetic sum-of-product (SOP) based multiple constant multiplication (MCM) for FFT

Flexible interpolation with local proof transformations

Power grid correction using sensitivity analysis

Variation-aware layout-driven scheduling for performance yield optimization

Maximum-information storage system: concept, implementation and application

A simple implementation of determinant decision diagram

Process variation aware performance modeling and dynamic power management for multi-core systems

Template-mask design methodology for double patterning technology

Unified theory of real-time task scheduling and dynamic voltage/frequency scaling on MPSoCs

A scalable quantitative measure of IR-drop effects for scan pattern generation

Reliability, thermal, and power modeling and optimization

Scheduling of synchronous data flow models on scratchpad memory based embedded processors

On power and fault-tolerance optimization in FPGA physical synthesis

Analog test metrics estimates with PPM accuracy

Digitalization of mixed-signal functionality in nanometer technologies

An energy and power-aware approach to high-level synthesis of asynchronous systems

On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation

GLADE: a modern global router considering layer directives

Design space exploration and performance evaluation at electronic system level for NoC-based MPSoC

Memory access aware on-line voltage control for performance and energy optimization

Through-silicon-via management during 3D physical design: when to add and how many?

Recent research development in flip-chip routing

Variation tolerant sensing scheme of spin-transfer torque memory for yield improvement

High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees

Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip

Design of large area electronics with organic transistors

Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods

Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling

Timing yield optimization via discrete gate sizing using globally-informed delay PDFs

Boolean matching of function vectors with strengthened learning

New placement prediction and mitigation techniques for local routing congestion

Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs

Design-hierarchy aware mixed-size placement for routability optimization

Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system

Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design

Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits

Symbolic performance analysis of elastic systems

Early P/G grid voltage integrity verification

Multi-wafer virtual probe: minimum-cost variation characterization by exploring wafer-to-wafer correlation

Fast and lossless graph division method for layout decomposition using SPQR-tree

In-place decomposition for robustness in FPGA

Trace signal selection to enhance timing and logic visibility in post-silicon validation

Symbolic system level reliability analysis

Clustering-based simultaneous task and voltage scheduling for NoC systems

ESL solutions for low power design

Modeling and design for beyond-the-die power integrity

Local clock skew minimization using blockage-aware mixed tree-mesh clock network

Scalable segmentation-based malicious circuitry detection and diagnosis

Design of analog circuits using organic field-effect transistors

On timing-independent false path identification

Reduction of interpolants for logic synthesis

Stress-driven 3D-IC placement with TSV keep-out zone and regularity study

Fast Poisson solvers for thermal analysis

Structured analog circuit design and MOS transistor decomposition for high accuracy applications

Synthesis of an efficient controlling structure for post-silicon clock skew minimization

Efficient state space exploration: interleaving stateless and state-based model checking

Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis

Design dependent process monitoring for back-end manufacturing cost reduction

HW/SW co-design of parallel systems

Application-aware diagnosis of runtime hardware faults

Practical placement and routing techniques for analog circuit designs

Engineering a scalable Boolean matching based on EDA SaaS 2.0

Formal deadlock checking on high-level SystemC designs

Application specific processor design architectures, design methods and tools

Polynomial datapath optimization using constraint solving and formal modelling

Engineering a scalable Boolean matching based on EDA SaaS 2.0

Content Provider	ACM Digital Library
Author	Zhang, Chun Tong, Jiarong Hu, Yu He, Lei Wang, Lingli
Abstract	Software as a Service (SaaS) 1.0 signifcantly lowers the infrastructure and maintenance cost and increases the accessibility of the software by hosting software via the web. Compared with SaaS 1.0, SaaS 2.0 is more flexible since it leverages software tools from both server and client sides with closer interaction between them. The SaaS 2.0 paradigm provides new opportunities and challenges for EDA. In this paper, we take Boolean matching, one of the core sub algorithms in logic synthesis for field programmable gate arrays (FPGAs), as a case study. We investigate the advantages and challenges of implementing a scalable EDA algorithm under SaaS 2.0 paradigm from a technical perspective. We propose SaaS-BM, a new Boolean matching algorithm customized to take full advantage of the cloud while addressing concerns such as security and the internet bandwidth limit. Extensive experiments are performed under a net-worked environment with concurrent accesses. Integrated into a post-mapping re-synthesis algorithm minimizing area, the proposed SaaS-BM is 863X times faster than state-of-the-art SAT-based Boolean matching with 0.5% area overhead. Compared with a recent Bloom Filter-based Boolean matching algorithm, our proposed SaaS-BM is 53X times faster on large circuits with no area overhead.
Starting Page	750
Ending Page	755
Page Count	6
File Format	PDF
ISBN	9781424481927
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-11-07
Access Restriction	Subscribed
Subject Keyword	Cloud computing Software as a service Boolean matching Electronic design automation (eda) Field programmable gate array (fpga)
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in