NDLI: Self-resetting stage logic pipelines

Please wait, while we are loading the content...

High-speed architectures for parallel long BCH encoders

High level techniques for power-grid noise immunity

A 2 Gb/s balanced AES crypto-chip implementation

A graph based simplex method for the integer minimum perturbation problem with sum and difference constraints

Low-power weighted pseudo-random BIST using special scan cells

A stacked antenna broad-band RFID front-end for UHF and microwave bands

A device-level placement with multi-directional convex clustering

Mitigating static power in current-sensed interconnects

Towards a heterogeneous simulation kernel for system level models: a SystemC kernel for synchronous data flow models

A practical approach to modeling skin effect in on-chip interconnects

Design and optimization of board-level optical clock distribution network for high-performance optoelectronic system-on-a-packages

LFSR-based BIST for analog circuits using slope detection

Automatic cell placement for quantum-dot cellular automata

SPFD-based effective one-to-many rewiring (OMR) for delay reduction of LUT-based FPGA circuits

Power-aware branch prediction techniques: a compiler-hints based approach for VLIW processors

An FPGA implementation of an elliptic curve processor $GF(2^{m})$

Optimal partitioning of globally asychronous locally synchronous processor arrays

TFA: a threshold-based filtering algorithm for propagation delay and slew calculation of high-speed VLSI interconnects

Quality-of-service and error control techniques for network-on-chip architectures

ARCS: an architectural level communication driven simulator

Efficient formal verification of pipelined processors with instruction queues

NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures

A new paradigm for general architecture routing

Characterization of logic circuit techniques for high leakage CMOS technologies

Estimating detection probability of interconnect opens using stuck-at tests

A high level language for pre-layout extraction in parasite-aware analog circuit synthesis

Design of a nanosensor array architecture

Hierarchical extreme-voltage stress test of analog CMOS ICs for gate-oxide reliability enhancement

Timing, energy, and thermal performance of three-dimensional integrated circuits

CESC: a visual formalism for specification and verification of SoCs

Modified booth truncated multipliers

Hardware architecture and FPGA implementation of a type-2 fuzzy system

Modeling of transmission lines with EM wave coupling by the finite difference quadrature method

Universal Reed-Solomon decoders based on the Berlekamp-Massey algorithm

A fast and efficient heuristic ESOP minimization algorithm

Evaluation of heuristic techniques for test vector ordering

Constructive benchmarking for placement

An effective hop-based detailed router for FPGAs for optimizing track usage and circuit performance

Optimization of the $V_{T}-control$ method for low-power ultra-thin double-gate SOI logic circuits

VLSI implementation of an automatic Q tuning system

Power-efficient ASIC synthesis of cryptographic sboxes

A binary--search switched--current sensing scheme for 4-state MRAM

An efficient linearity test for on-chip high speed ADC and DAC using loop-back

SET-based nano-circuit simulation and design method using HSPICE

Cluster miss prediction for instruction caches in embedded networking applications

Design methodology for semi custom processor cores

High-speed systolic architectures for finite field inversion and division

Simplified delay design guidelines for on-chip global interconnects

A compact DSP core with static floating-point unit & its microcode generation

A memory aware behavioral synthesis tool for real-time VLSI circuits

Logic-level analysis of high-level faults

Design of superbuffers in sub-100nm CMOS technologies with significant gate leakage

On legalization of row-based placements

Energy-efficient bus encoding for LCD displays

Practical slicing and non-slicing block-packing without simulated annealing

Design of a 5-Gb/s PRBS generator in 0.18μm CMOS process

The design of the fixed point unit for the z990 microprocessor

Design and optimization of MOS current mode logic for parameter variations

An efficient architecture for lifting-based two-dimensional discrete wavelet transforms

Improving FSM evolution with progressive fitness functions

Equidistance routing in high-speed VLSI layout design

Power macromodeling of global interconnects considering practical repeater insertion

Assertion-based automated functional vectors generation using constraint logic programming

Analysis and verification of interconnected rings as clock distribution networks

How to reduce aliasing in linear analog testing

Fault simulation and random test generation for speed-independent circuits

A keyword match processor architecture using content addressable memory

Minimal period retiming under process variations

A high performance CMOS direct down conversion mixer for UWB system

Simulation of reconfigurable memory core yield

Multi-peak bandwidth enhancement technique for multistage amplifiers

The 10GHz 4:1 MUX and 1:4 DEMUX implemented via the gigahertz SiGe FPGA

Orthogonal hypergraph routing for improved visibility

On-chip delay measurement for silicon debug

Low power ATPG for path delay faults

Modeling of polysilicide gate resistance effect on inverter delay and power consumption using distributed RC method and branching technique

Low energy FPGA interconnect design

A simple DDS architecture with highly efficient sine function lookup table

Evaluation of scheduling and allocation algorithms while mapping assembly code onto FPGAs

Leakage current reduction by new technique in standby mode

RESTA: a robust and extendable symbolic timing analysis tool

Macro-models for high level area and power estimation on FPGAs

Cycle-accurate power analysis for multiprocessor systems-on-a-chip

Leakage power minimization for the synthesis of parallel multiplier circuits

Performance enhancement in phased logic circuits using automatic slack-matching buffer insertion

Tuning data replication for improving behavior of MPSoC applications

A new test pattern generator for high defect coverage in a BIST environment

Self-resetting stage logic pipelines

An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)

A noise optimization technique for codesign of CMOS radio-frequency low noise amplifiers and low-quality spiral inductors

Design and characterization of an and-or-inverter (AOI) gate for QCA implementation

A CMOS elliptic low-pass switched capacitor ladder filter for video communication using bilinear implementation

Energy estimation of peripheral devices in embedded systems

FIFO power optimization for on-chip networks

A comparison between mask- and field-programmable routing structures on industrial FPGA architectures

Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs

Self-resetting stage logic pipelines

Content Provider	ACM Digital Library
Author	Ejnioui, Abdel Alsharqawi, Abdelhalim
Abstract	In this paper, we present a novel synchronization approach to support data flow in clockless designs using single-rail encoding. This approach is based on self-resetting stage logic in which a pipeline stage resets itself before starting the next execution cycle. As such, a stage goes through a reset phase when its output is null, and an evaluate phase when its output is the result of the evaluation of its inputs. To insure correct operation, a pipeline stage is ready to absorb inputs from a previous stage if it is in the reset phase. As a result, data flow from one stage to another when the preceding stage is in the evaluate phase while the following stage is in the reset phase. To support this data flow, a latch-based synchronization mechanism is proposed. This mechanism yields an efficient and simple uni-directional handshaking scheme between stages that allows for easy implementation. This handshaking scheme is extended to handle the join and forks of data flows encountered in non-linear pipelines. A concept design of a four-bit 16-stage pipeline is presented to illustrate the inner workings of self-resetting stage logic and its data-flow synchronization mechanism. The pipeline performance is examined through a detailed signal timing analysis. This analysis reveals some insights on how the duration of the evaluate phase gradually increases while the duration of the reset phase and the latch enable gradually decreases toward the left stages of the pipeline. This gradual decrease in the duration of the enable of the latches between stages is used to derive a bound on the maximum possible depth of the pipeline.
Starting Page	174
Ending Page	177
Page Count	4
File Format	PDF
ISBN	1581138539
DOI	10.1145/988952.988995
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-04-26
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Asynchronous Clockless Self-resetting Pipeline
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in