NDLI: Writeback-aware bandwidth partitioning for multi-core systems with PCM

Please wait, while we are loading the content...

A comprehensive approach to HW/SW codesign

INSPIRE: the insieme parallel intermediate representation

ThermOS: system support for dynamic thermal management of chip multi-processors

APOGEE: adaptive prefetching on GPUs for energy efficiency

S-CAVE: effective SSD caching to improve virtual machine storage performance

A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors

Fairness-aware scheduling on single-ISA heterogeneous multi-cores

Jigsaw: scalable software-defined caches

Transparent CPU-GPU collaboration for data-parallel kernels on heterogeneous systems

The case for a scalable coherence protocol for complex on-chip cache hierarchies in many core systems

Traffic steering between a low-latency unswitched TL ring and a high-throughput switched on-chip interconnect

Vectorization past dependent branches through speculation

TCPT: thread criticality-driven prefetcher throttling

Parallel programming for mobile computing

Parallel flow-sensitive pointer analysis by graph-rewriting

Coordinated power-performance optimization in manycores

Parallel frame rendering: trading responsiveness for energy on a mobile GPU

Writeback-aware bandwidth partitioning for multi-core systems with PCM

Memory-centric system interconnect design with hybrid memory cubes

DANBI: dynamic scheduling of irregular stream programs for many-core systems

Managing shared last-level cache in a heterogeneous multicore processor

Starchart: hardware and software optimization using recursive partitioning regression trees

Meeting midway: improving CMP performance with memory-side prefetching

McRouter: multicast within a router for high performance network-on-chips

Automatic vectorization of tree traversals

Do inputs matter?: using data-dependence profiling to evaluate thread level speculation in BG/Q

Towards automatic resource management in parallel architectures

Interprocedural strength reduction of critical sections in explicitly-parallel programs

An opportunistic prediction-based thread scheduling to maximize throughput/watt in AMPs

Exploring hybrid memory for GPU energy efficiency through software-hardware co-design

L1-bandwidth aware thread allocation in multicore SMT processors

Neither more nor less: optimizing thread-level parallelism for GPGPUs

An empirical model for predicting cross-core performance interference on multicore processors

Reshaping cache misses to improve row-buffer locality in multicore systems

RSVM: a region-based software virtual memory for GPU

Building expressive, area-efficient coherence directories

Concurrent predicates: a debugging technique for every parallel programmer

Generating efficient data movement code for heterogeneous architectures with distributed-memory

Can lock-free and combining techniques co-exist?: a novel approach on concurrent queue

SMT-centric power-aware thread placement in chip multiprocessors

Breaking SIMD shackles with an exposed flexible microarchitecture and the access execute PDG

Automatic OpenCL work-group size selection for multicore CPUs

Task sampling: computer architecture simulation in the many-core era

PS-cache: an energy-efficient cache design for chip multiprocessors

Dynamic memory access monitoring based on tagged memory

Exposing ILP in custom hardware with a dataflow compiler IR

Writeback-aware bandwidth partitioning for multi-core systems with PCM

Content Provider	ACM Digital Library
Author	Du, Yu Zhou, Miao Melhem, Rami Childers, Bruce R. Mosse, Daniel
Abstract	Phase-Change Memory (PCM) has emerged as a promising low-power candidate to replace DRAM in main memory. Hybrid memory architecture comprised of a large PCM and a small DRAM is a popular solution to mitigate undesirable characteristics of PCM writes. Because PCM writes are much slower than reads, writebacks from the last-level cache consume a large portion of memory bandwidth, and thus, impact performance. Effectively utilizing shared resources, such as the last-level cache and the memory bandwidth, is crucial to achieving high performance for multi-core systems. Although existing memory bandwidth allocation schemes improve system performance, no current approach uses writeback information to partition bandwidth for hybrid memory. We use a writeback-aware analytic model to derive the allocation strategy for bandwidth partitioning of phase-change memory. From the derivation of the model, Writeback-aware Bandwidth Partitioning (WBP) is proposed as a new runtime mechanism to partition PCM service cycles among applications. WBP uses a partitioning weight to indicate the importance of writebacks (in addition to LLC misses) to bandwidth allocation. A companion Dynamic Weight Adjustment (DWA) scheme dynamically selects the partitioning weight to maximize system performance. Simulation results show that WBP and DWA improve performance by 24.9% (weighted speedup) over bandwidth partitioning schemes that do not take writebacks into consideration in a 8-core system.
Starting Page	113
Ending Page	122
Page Count	10
File Format	PDF
ISBN	9781479910212
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2013-10-07
Access Restriction	Subscribed
Subject Keyword	Analytic model Memory bandwidth Partitioning Phase change memory
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in