NDLI: Modeling micro-controller peripherals for high-level co-simulation and synthesis

Please wait, while we are loading the content...

Message from the Workshop Chairs

Chairs and Committee Members

Enforcing Schedulability of Multi-Task Systems by Hardware-Software Codesign

An Approach to Mixed Systems Co-Synthesis

Critical path driven cosynthesis for heterogeneous target architectures

A generic multi-unit architecture for codesign methodologies

An Event-Driven Multi-Threading Architecture for Embedded Systems

Design-For-Debug in Hardware/Software Co-Design

Modifying Min-Cut for Hardware and Software Functional Partitioning

Software Implementation Techniques for Hw/Sw Embedded Systems

System level memory optimization for hardware-software co-design

Trade-offs in the design of mixed hardware-software systems-a perspective from industry

Communication Synthesis for Embedded Systems with Global Considerations

Interface Optimization During Hardware-Software Partitioning

An Object-Oriented Communication Library for Hardware-Software CoDesign

The importance of interfaces: a HW/SW codesign case study

Run-Time Scheduler Synthesis for Hardware-Software Systems and Application to Robot Control Design (Abstract)

Automatic Generation of a Real-Time Operating System for Embedded Systems

Software Architecture Synthesis for Retargetable Real-time Embedded Systems

A Flexible Model for Evaluating the Behavior of Hardware/Software Systems

A Codesign Environment Supporting Hardware/Software Modeling at Different Levels of Detail

Optimizing communication in embedded system co-simulation

Modeling micro-controller peripherals for high-level co-simulation and synthesis

Software acceleration using programmable logic: is it worth the effort?

Performance Analysis in CoDe-X Partitioning for Structural Programmable Accelerators

A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor

A HW/SW co-design environment for multi-media equipments development using inverse problem

Architecture Synthesis and Partitioning of Real-Time Systems: A Comparison of Three Heuristic Search Strategies

An evolutionary approach to system-level synthesis

Approach to the Synthesis of HW and SW in Codesign

Author Index

Modeling micro-controller peripherals for high-level co-simulation and synthesis

Content Provider	ACM Digital Library
Author	Sangiovanni-Vincentelli, Alberto Hsieh, Harry
Abstract	Luciano Lavagno, Claudio Passerone, and Claudio SansoePolitecnico di TorinoMapping a behavior on an embedded system involves hardware-software partitioning and assignment of software and hardware tasks to different components. In particular, software tasks in embedded controllers are mostly assigned to a micro-controller. However, some micro-controller peripherals are implemented with partly programmable components that can be regarded as very simple co-processors with limited instruction sets and capabilities. Embedded system designers are used to mapping some simple software tasks onto these simple co-processors, obtaining overall performances that can be orders of magnitude superior to the ones obtained mapping all software tasks to the micro-controller itself. In this paper, we propose a methodology to specify, simulate, and partition tasks that can be implemented on programmable micro-controller peripherals such as Timing Processing Units (TPUs). Following our general philosophy, we let the designer propose a partition, and we provide an environment to: - efficiently simulate and evaluate a particular implementation choice, - automate downstream synthesis for software, hardware, as well as peripheral programming routines.
File Format	PDF
ISBN	081867895X
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1997-03-24
Access Restriction	Subscribed
Subject Keyword	Co-simulation co-synthesis micro-controllers peripherals fsm synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modeling micro-controller peripherals for high-level co-simulation and synthesis

Modeling Micro-Controller Peripherals for High-Level Co-Simulation and Synthesis (1997)

Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths

Reprogrammable Controller Design From High-Level Specification

Fast Controllers for Data Dominated Applications

Reprogrammable Controller Design From High-Level Specification

A unified scheduling model for high-level synthesis and code generation

Controller estimation for FPGA target architectures during high-level synthesis

Area-Time Estimation of Controller for Porting C-Based Functions onto FPGA

Modeling micro-controller peripherals for high-level co-simulation and synthesis

Similar Documents

Modeling micro-controller peripherals for high-level co-simulation and synthesis

Modeling Micro-Controller Peripherals for High-Level Co-Simulation and Synthesis (1997)

Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths

Reprogrammable Controller Design From High-Level Specification

Fast Controllers for Data Dominated Applications

Reprogrammable Controller Design From High-Level Specification

A unified scheduling model for high-level synthesis and code generation

Controller estimation for FPGA target architectures during high-level synthesis

Area-Time Estimation of Controller for Porting C-Based Functions onto FPGA

Modeling micro-controller peripherals for high-level co-simulation and synthesis