NDLI: A Flexible Model for Evaluating the Behavior of Hardware/Software Systems

Please wait, while we are loading the content...

Message from the Workshop Chairs

Chairs and Committee Members

Enforcing Schedulability of Multi-Task Systems by Hardware-Software Codesign

An Approach to Mixed Systems Co-Synthesis

Critical path driven cosynthesis for heterogeneous target architectures

A generic multi-unit architecture for codesign methodologies

An Event-Driven Multi-Threading Architecture for Embedded Systems

Design-For-Debug in Hardware/Software Co-Design

Modifying Min-Cut for Hardware and Software Functional Partitioning

Software Implementation Techniques for Hw/Sw Embedded Systems

System level memory optimization for hardware-software co-design

Trade-offs in the design of mixed hardware-software systems-a perspective from industry

Communication Synthesis for Embedded Systems with Global Considerations

Interface Optimization During Hardware-Software Partitioning

An Object-Oriented Communication Library for Hardware-Software CoDesign

The importance of interfaces: a HW/SW codesign case study

Run-Time Scheduler Synthesis for Hardware-Software Systems and Application to Robot Control Design (Abstract)

Automatic Generation of a Real-Time Operating System for Embedded Systems

Software Architecture Synthesis for Retargetable Real-time Embedded Systems

A Flexible Model for Evaluating the Behavior of Hardware/Software Systems

A Codesign Environment Supporting Hardware/Software Modeling at Different Levels of Detail

Optimizing communication in embedded system co-simulation

Modeling micro-controller peripherals for high-level co-simulation and synthesis

Software acceleration using programmable logic: is it worth the effort?

Performance Analysis in CoDe-X Partitioning for Structural Programmable Accelerators

A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor

A HW/SW co-design environment for multi-media equipments development using inverse problem

Architecture Synthesis and Partitioning of Real-Time Systems: A Comparison of Three Heuristic Search Strategies

An evolutionary approach to system-level synthesis

Approach to the Synthesis of HW and SW in Codesign

A Flexible Model for Evaluating the Behavior of Hardware/Software Systems

Content Provider	ACM Digital Library
Author	Allara, A. Sciuto, D. Filipponi, S. Fornaciari, W. Salice, F.
Abstract	Hardware-software co-design in becoming a "must" for many embedded applications requiring to tradeoff a number of constraints such as size, cost, performance, real-time requirements, design flexibility, etc. . Even if, according to purpose of the digital system, the range of possible architectures is rather wide, for our field of interest (telecom embedded systems) the target architecture can be roughly described as composed of a microprocessor surrounded by some hardware modules connected through buses. The aim of this paper is to present a model (and the related CAD environment) supporting the simultaneous analysis of functionality, timing performance (in terms of execution time of hw and sw modules and bus use), and execution profile of the system specification assuming the given target architecture. The goal of the proposed approach has been to define a simulation algorithm able to consider the partition of each section of the specification and the consequent bus traffic at the system level, in order to enable the designer to efficiently debug and evaluate the specification while considering the timing issues of a mixed hw-sw architecture very close to the final one. The paper gives also the flavor of the CAD environment built around the presented simulation strategy.
File Format	PDF
ISBN	081867895X
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1997-03-24
Access Restriction	Subscribed
Subject Keyword	Embedded system design hardware-software co-simulation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in