NDLI: Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance

Please wait, while we are loading the content...

Message from the General Chairs

Message from the Program Chairs

Organizing Committee

Steering Committee

Program Committee

Parallelism in Mainstream Enterprise Platforms of the Future

An Evaluation of Data-Parallel Compiler Support for Line-Sweep Applications

Increasing and Detecting Memory Address Congruence

Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance

Compiler-Controlled Caching in Superword Register Files for Multimedia Extension Architectures

Effective Compilation Support for Variable Instruction Set Architecture

A Framework for Parallelizing Load/Stores on Embedded Processors

Workload Design: Selecting Representative Program-Input Pairs

Dataflow Frequency Analysis Based on Whole Program Paths

Quantifying Instruction Criticality

The Role of Computational Science in Energy Efficiency and Renewable Energy

Application Transformations for Energy and Performance-Aware Device Management

Leakage Energy Management in Cache Hierarchies

Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power

The Use of Prediction for Accelerating Upgrade Misses in cc-NUMA Multiprocessors

Predicting Conditional Branches With Fusion-Based Hybrid Predictors

Speculative Sequential Consistency with Little Custom Storage

Cost-Effective Compiler Directed Memory Prefetching and Bypassing

Using the Compiler to Improve Cache Replacement Decisions

Software Bubbles: Using Predication to Compensate for Aliasing in Software Pipelines

Speculative Alias Analysis for Executable Code

Cost Effective Memory Dependence Prediction using Speculation Levels and Color Sets

The Computational Grid: Aggregating Performance and Enhanced Capability from Federated Resources

Just-In-Time Java? Compilation for the Itanium® Processor

Eliminating Exception Constraints of Java Programs for IA-64

Optimizing Loop Performance for Clustered VLIW Architectures

Exploiting Pseudo-Schedules to Guide Data Dependence Graph Partitioning

Efficient Interconnects for Clustered Microarchitectures

SIGARCH Conference Guidelines

Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance

Content Provider	ACM Digital Library
Author	Dorai, Gautham K. Yeung, Donald
Abstract	Simultaneous Multithreading (SMT) processors achieve high processor throughput at the expense of single-thread performance. This paper investigates resource allocation policies for SMT processors that preserve, as much as possible, the single-thread performance of designated "foreground" threads, while still permitting other "background" threads to share resources. Since background threads on such an SMT machine have a near-zero performance impact on foreground threads, we refer to the background threads as transparent threads. Transparent threads are ideal for performing low-priority or non-critical computations, with applications in process scheduling, subordinate multithreading, and on-line performance monitoring.To realize transparent threads, we propose three mechanisms for maintaining the transparency of background threads: slot prioritization, background thread instruction-window partitioning, and background thread flushing. In addition, we propose three mechanisms to boost background thread performance without sacrificing transparency: aggressive fetch partitioning, foreground thread instruction-window partitioning, and foreground threadflushing. We implement our mechanisms on a detailed simulator of an SMT processor, and evaluate them using 8 benchmarks, including 7 from the SPEC CPU2000 suite. Our results show when cache and branch predictor interference are factored out, background threads introduce less than 1% performance degradation on the foreground thread. Furthermore, maintaining the transparency of background threads reduces their throughput by only 23% relative to an equal priority scheme.To demonstrate the usefulness of transparent threads, we study Transparent Software Prefetching (TSP), an implementation of software data prefetching using transparent threads. Due to its near-zero overhead, TSP enables prefetch instrumentation for all loads in a program, eliminating the need for profiling. TSP, without any profile information, achieves a 9.52% gain across 6 SPEC benchmarks, whereas conventional software prefetching guided by cache-miss profiles increases performance by only 2.47%.
ISBN	0769516203
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2002-09-22
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in