NDLI: Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization

Please wait, while we are loading the content...

Message from the General and Program Chairs

Microarchitecture and Design Challenges for Gigascale Integration

Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication

Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth

Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization

MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms

Automatic Synthesis of High-Speed Processor Simulators

Thermal Modeling, Characterization and Management of On-Chip Networks

Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation

The Fuzzy Correlation between Code and Performance Predictability

Whole Execution Traces

Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery

Control Flow Optimization Via Dynamic Reconvergence Prediction

Single-Chip Multiprocessors: The Next Wave of Computer Architecture Innovation

A Case for Clumsy Packet Processors

Dynamically Trading Frequency for Complexity in a GALS Microprocessor

Dynamically Controlled Resource Allocation in SMT Processors

Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy

Conjoined-Core Chip Multiprocessing

Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow

Minos: Control Data Attack Prevention Orthogonal to Memory Model

A Hardware-Software Platform for Intrusion Prevention

RIFLE: An Architectural Framework for User-Centric Information-Flow Security

Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures

AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants

Optimal Superblock Scheduling Using Enumeration

Compiler Optimizations for Transaction Processing Workloads on Itanium® Linux Systems

Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure

Managing Wire Delay in Large Chip-Multiprocessor Caches

Cache Refill/Access Decoupling for Vector Machines

Adaptive History-Based Memory Schedulers

Memory Controller Optimizations for Web Servers

Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization

Content Provider	ACM Digital Library
Author	Kudlur, Manjunath Clark, Nathan Park, Hyunchul Mahlke, Scott Flautner, Krisztian
Abstract	Application-specific instruction set extensions are an effective way of improving the performance of processors. Critical computation subgraphs can be accelerated by collapsing them into new instructions that are executed on specialized function units. Collapsing the subgraphs simultaneously reduces the length of computation as well as the number of intermediate results stored in the register file. The main problem with this approach is that a new processor must be generated for each application domain. While new instructions can be designed automatically, there is a substantial amount of engineering cost incurred to verify and to implement the final custom processor. In this work, we propose a strategy to transparent customization of the core computation capabilities of the processor without changing its instruction set. A congurable array of function units is added to the baseline processor that enables the acceleration of a wide range of data flow subgraphs. To exploit the array, the microarchitecture performs subgraph identification at run-time, replacing them with new microcode instructions to configure and utilize the array. We compare the effectiveness of replacing subgraphs in the fill unit of a trace cache versus using a translation table during decode, and evaluate the tradeoffs between static and dynamic identification of subgraphs for instruction set customization.
Starting Page	30
Ending Page	40
Page Count	11
File Format	PDF
ISBN	0769521266
ISSN	10724451
DOI	10.1109/MICRO.2004.5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-12-04
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in