NDLI: Designing CMOS for Near-Threshold Minimum-Energy Operation and Extremely Wide V-F Scaling

Please wait, while we are loading the content...

Designing CMOS for Near-Threshold Minimum-Energy Operation and Extremely Wide V-F Scaling

High PSRR Nano-Watt MOS-Only Threshold Voltage Monitor Circuit

A Low-Area and High-Throughput Intra Prediction Architecture for a Multi-Standard HEVC and H.264/AVC Video Encoder

Optimum Operating Points of Transistors with minimal Aging-Aware Sensitivity

Optimization Methodology for a 460-MHz-GBW and 80-dB-SNR Low-Power Current-Mode Amplifier

Reconfigurable Group-Wise Security Architecture for NoC--Based MPSoCs Protection

Wideband Low Noise Variable Gain Amplifier

System-level Design of Single-bit Sigma-Delta Modulators Based on MSA and SNR Data Graphics

Differential Evolution to Reduce Energy Consumption in Three-Level Memory Hierarchy

SDDS-NCL Design: Analysis of Supply Voltage Scaling

Design of High-Voltage Level Shifters Based on Stacked Standard Transistors for a Wide Range of Supply Voltages

Memory-Aware and High-Throughput Hardware Design for the HEVC Fractional Motion Estimation

A novel methodology for robustness analysis of QCA circuits

Low power, high-sensitivity clock recovery circuit for LF/HF RFID applications

Smart Reconfiguration Approach for Fault-Tolerant NoC Based MPSoCs

A 2-decades Wideband Low-Noise Amplifier with High Gain and ESD Protection

Direct Feedback Topology for Reducing Residual Voltage in Functional Electrical Stimulation

IPNoSys II: A New Architecture for IPNoSys Programming Model

MCML Gate Design for Standard Cell Library

0.5 V Supply Resistorless Voltage Reference for Low Voltage Applications

Real-Time Architecture for HEVC Motion Compensation Sample Interpolator for UHD Videos

Evaluating Geometric Aspects of Non-Series-Parallel Cells

Design of 28 nm CMOS integrated transformers for a 60 GHz power amplifier

PHiCIT: Improving Hierarchical Networks-on-chip through 3D Silicon Photonics Integration

CMOS Transconductor Analysis for Low Temperature Sensitivity Based on ZTC MOSFET Condition

Analysis and System-Level Design of a High Resolution Incremental ΣΔ ADC for Biomedical Applications

Improving the Statistical Variability of Delay-based Physical Unclonable Functions

Minimization and Encoding of High Performance Asynchronous State Machines Based on Genetic Algorithm

0.5 V Supply Voltage Reference Based on the MOSFET ZTC Condition

A Distributed Energy-aware Task Mapping to Achieve Thermal Balancing and Improve Reliability of Many-core Systems

Increasing Observability in Post-Silicon Debug Using Asymmetric Omega Networks

Analysis and Design of a MOS RF Envelope Detector in All Inversion Regions

Latency Improvement with Traffic Flow Analysis in a 3D NoC under Multiple Faulty TSVs Scenario

Design and Optimization of High Sensitivity Transimpedance Amplifiers in 130 nm CMOS and BiCMOS Technologies for High Speed Optical Receivers

Highly integrated Active Dual Response Filter

Run-time Cache Configuration for the LEON-3 Embedded Processor

A Framework for Multi-FPGA Interconnection using Multi Gigabit Transceivers

Power-Aware Design of Electronic System Level using Interoperation of Hybrid and Distributed Simulations

A 25-dBm 1-GHz Power Amplifier Integrated in CMOS 180nm for Wireless Power Transferring

Effective Cross Comparison of Mismatch Effects on Different Logarithmic Pixel Sensor Topologies

A Current Limiter for Linear Regulators Based on Power-Dissipation Threshold

Jezz: An Effective Legalization Algorithm for Minimum Displacement

A Phase Shifting Multiple Filter Design Methodology for Lucy-Richardson Deconvolution of Log-Mixtures Complex RTN Tail Distribution

Designing CMOS for Near-Threshold Minimum-Energy Operation and Extremely Wide V-F Scaling

Content Provider	ACM Digital Library
Author	Stangherlin, Kleber Hugo Soares, Leonardo Bandeira Bampi, Sergio Rosa, Andre Luis Rodeghiero
Abstract	This work proposes a strategy for designing VLSI circuits to operate in an extremely wide Voltage-Frequency Scaling (VFS) range, from the supply voltage at which the minimum energy per operation (MEP) is achieved, up to the nominal voltage for the process. First the sizing methodology of two library cells using transistors with different threshold voltages: Regular-VT (RVT) and Low-VT (LVT) is described. Just five combinational cells: INV, NAND, NOR, OAI21, and AOI22 comprise the libraries plus two register cells, all with multiple strengths, for RVT ones. The sizing rule for the transistors of each cell is directly driven by requiring equal rise and fall times in order to attenuate variability effects at very low supply voltages. These cell libraries were characterized for typical, fast, and slow process corners, over temperature (-40°C, 25°C, and 125°C) variations, and for supply voltages varying from 200 mV up to 1.2 V with small supply steps. Circuit syntheses were performed for ten VLSI circuit benchmarks: notch filter, 8051 compatible core, and eight ISCAS benchmark circuits, considering all VDD operating points. We show that at the optimum MEP point (near-VT) an average reduction of 54.46% and 99.01% in energy is possible, when compared with deep sub-threshold and nominal supply voltages, respectively, at room temperature. The extremely wide VFS regime enables operating frequencies varying from hundreds of kHz up to MHz/GHz at -40°C and 25°C, and from MHz up to GHz at 125°C. The near-VT designs herein presented, when compared to related work, showed on average an energy reduction and performance gain of 24.1% and 152.68%, respectively, for the same circuit benchmarks. Comparison of near-VT operation at very low and high temperatures show advantages for a hotter CMOS operation for this regime.
Starting Page	1
Ending Page	6
Page Count	6
File Format	PDF
ISBN	9781450337632
DOI	10.1145/2800986.2801004
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-08-31
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Ultra-low power cmos Near-threshold cmos Voltage-frequency scaling Energy efficient logic
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in