NDLI: Efficiently enabling conventional block sizes for very large die-stacked DRAM caches

Please wait, while we are loading the content...

Active management of timing guardband to save energy in POWER7

The NoX router

Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication

A new case for the TAGE branch predictor

QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores

ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer

Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations

Complementing user-level coarse-grain parallelism with implicit speculative parallelism

Pay-As-You-Go: low-overhead hard-error correction for phase change memories

A register-file approach for row buffer caches in die-stacked DRAMs

Accelerating microprocessor silicon validation by exposing ISA diversity

Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits

A compile-time managed multi-level register file hierarchy

Bundled execution of recurring traces for energy-efficient general purpose processing

A systematic methodology to develop resilient cache coherence protocols

Packet chaining: efficient single-cycle allocation for on-chip networks

Identifying and predicting timing-critical instructions to boost timing speculation

Pack & Cap: adaptive DVFS and thread packing under power caps

CoreRacer: a practical memory race recorder for multicore x86 TSO processors

System-level integrated server architectures for scale-out datacenters

Hardware transactional memory for GPU architectures

Multi retention level STT-RAM cache designs with a dynamic refresh scheme

Parallel application memory scheduling

Encore: low-cost, fine-grained transient fault recovery

SHiP: signature-based hit predictor for high performance caching

SIMD re-convergence at thread frontiers

Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era

Dataflow execution of sequential imperative programs on multicore architectures

Resilient microring resonator based photonic networks

Idempotent processor architecture

Preventing PCM banks from seizing too much power

Manager-client pairing: a framework for implementing coherence hierarchies

Architectural support for secure virtualization under a vulnerable hypervisor

Improving GPU performance via large warps and two-level warp scheduling

A resistive TCAM accelerator for data-intensive computing

Reducing memory interference in multicore systems via application-aware memory channel partitioning

Formally enhanced runtime verification to ensure NoC functional correctness

PACMan: prefetch-aware cache management for high performance caching

A data layout optimization framework for NUCA-based multicores

FeatherWeight: low-cost optical arbitration with QoS support

Proactive instruction fetch

CRAM: coded registers for amplified multiporting

TransCom: transforming stream communication for load balance and efficiency in networks-on-chip

Efficiently enabling conventional block sizes for very large die-stacked DRAM caches

Content Provider	ACM Digital Library
Author	Loh, Gabriel H. Hill, Mark D.
Abstract	Die-stacking technology enables multiple layers of DRAM to be integrated with multicore processors. A promising use of stacked DRAM is as a cache, since its capacity is insufficient to be all of main memory (for all but some embedded systems). However, a 1GB DRAM cache with 64-byte blocks requires 96MB of tag storage. Placing these tags on-chip is impractical (larger than on-chip L3s) while putting them in DRAM is slow (two full DRAM accesses for tag and data). Larger blocks and sub-blocking are possible, but less robust due to fragmentation. This work efficiently enables conventional block sizes for very large die-stacked DRAM caches with two innovations. First, we make hits faster than just storing tags in stacked DRAM by scheduling the tag and data accesses as a compound access so the data access is always a row buffer hit. Second, we make misses faster with a MissMap that eschews stacked-DRAM access on all misses. Like extreme sub-blocking, our implementation of the MissMap stores a vector of block-valid bits for each "page" in the DRAM cache. Unlike conventional sub-blocking, the MissMap (a) points to many more pages than can be stored in the DRAM cache (making the effects of fragmentation rare) and (b) does not point to the "way" that holds a block (but defers to the off-chip tags). For the evaluated large-footprint commercial workloads, the proposed cache organization delivers 92.9% of the performance benefit of an ideal 1GB DRAM cache with an impractical 96MB on-chip SRAM tag array.
Starting Page	454
Ending Page	464
Page Count	11
File Format	PDF
ISBN	9781450310536
DOI	10.1145/2155620.2155673
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-12-03
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Supporting very large dram caches with compound-access scheduling and missmap this work efficiently enables conventional block sizes for very large die-stacked dram caches with two innovations: it makes hits faster with compound-access scheduling and miss.

Efficiently enabling conventional block sizes. (2011).

A dual grain hit-miss detector for large die-stacked DRAM caches

Resilient die-stacked dram caches

A dual grain hit-miss detector for large die-stacked dram caches.

Resilient die-stacked DRAM caches

Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache

On Optimizing Die-stacked DRAM Caches

Die-stacked dram caches for servers hit ratio, latency, or bandwidth? have it all with footprint cache.

Efficiently enabling conventional block sizes for very large die-stacked DRAM caches

Similar Documents

Supporting very large dram caches with compound-access scheduling and missmap this work efficiently enables conventional block sizes for very large die-stacked dram caches with two innovations: it makes hits faster with compound-access scheduling and miss.

Efficiently enabling conventional block sizes. (2011).

A dual grain hit-miss detector for large die-stacked DRAM caches

Resilient die-stacked dram caches

A dual grain hit-miss detector for large die-stacked dram caches.

Resilient die-stacked DRAM caches

Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache

On Optimizing Die-stacked DRAM Caches

Die-stacked dram caches for servers hit ratio, latency, or bandwidth? have it all with footprint cache.

Efficiently enabling conventional block sizes for very large die-stacked DRAM caches