NDLI: Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication

Please wait, while we are loading the content...

Active management of timing guardband to save energy in POWER7

The NoX router

Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication

A new case for the TAGE branch predictor

QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores

ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer

Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations

Complementing user-level coarse-grain parallelism with implicit speculative parallelism

Pay-As-You-Go: low-overhead hard-error correction for phase change memories

A register-file approach for row buffer caches in die-stacked DRAMs

Accelerating microprocessor silicon validation by exposing ISA diversity

Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits

A compile-time managed multi-level register file hierarchy

Bundled execution of recurring traces for energy-efficient general purpose processing

A systematic methodology to develop resilient cache coherence protocols

Packet chaining: efficient single-cycle allocation for on-chip networks

Identifying and predicting timing-critical instructions to boost timing speculation

Pack & Cap: adaptive DVFS and thread packing under power caps

CoreRacer: a practical memory race recorder for multicore x86 TSO processors

System-level integrated server architectures for scale-out datacenters

Hardware transactional memory for GPU architectures

Multi retention level STT-RAM cache designs with a dynamic refresh scheme

Parallel application memory scheduling

Encore: low-cost, fine-grained transient fault recovery

SHiP: signature-based hit predictor for high performance caching

SIMD re-convergence at thread frontiers

Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era

Dataflow execution of sequential imperative programs on multicore architectures

Resilient microring resonator based photonic networks

Idempotent processor architecture

Preventing PCM banks from seizing too much power

Manager-client pairing: a framework for implementing coherence hierarchies

Architectural support for secure virtualization under a vulnerable hypervisor

Improving GPU performance via large warps and two-level warp scheduling

A resistive TCAM accelerator for data-intensive computing

Reducing memory interference in multicore systems via application-aware memory channel partitioning

Formally enhanced runtime verification to ensure NoC functional correctness

PACMan: prefetch-aware cache management for high performance caching

A data layout optimization framework for NUCA-based multicores

FeatherWeight: low-cost optical arbitration with QoS support

Proactive instruction fetch

CRAM: coded registers for amplified multiporting

TransCom: transforming stream communication for load balance and efficiency in networks-on-chip

Efficiently enabling conventional block sizes for very large die-stacked DRAM caches

Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication

Content Provider	ACM Digital Library
Author	Krishna, Tushar Reinhardt, Steven K. Peh, Li-Shiuan Beckmann, Bradford M.
Abstract	The prevalence of multicore architectures has accentuated the need for scalable cache coherence solutions. Many of the proposed designs use a mix of 1-to-1, 1-to-many (1-to-M), and many-to-1 (M-to-1) communication to maintain data coherence and consistency. The on-chip network is the communication backbone that needs to handle all these flows efficiently to allow these protocols to scale. However, most research in on-chip networks has focused on optimizing only 1-to-1 traffic. There has been some recent work addressing 1-to-M traffic by proposing the forking of multicast packets within the network at routers, but these techniques incur high packet delays and power penalties. There has been little research in addressing M-to-1 traffic. We propose two in-network techniques, Flow Across Network Over Uncongested Trees (FANOUT) and Flow AggregatioN In-Network (FANIN), which perform efficient 1-to-M forking and M-to-1 aggregation, respectively, such that packets incur only single-cycle delays at most routers along their path, thus approaching an ideal network (one that incurs only wire delay/energy). Full-system simulations on a 64-core CMP with SPLASH-2 and PARSEC benchmarks show that FANOUT and FANIN together reduce runtime by 14.9% and network energy by 40.2%, on average, compared to state-of-the-art networks, operating at just 1% and 9.6% above the runtime and energy of an ideal network.
Starting Page	71
Ending Page	82
Page Count	12
File Format	PDF
ISBN	9781450310536
DOI	10.1145/2155620.2155630
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-12-03
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication

1-to-Many and many-to-1 communication in hybrid wireless network-on-chip

Express Virtual Channels: Towards the Ideal Interconnection Fabric (2007)

Notes on Interconnection Networks for PIM 1

Towards chip-scale plasmonic interconnects.

Architectural integration of rf-interconnect to enhance on-chip communication for many-core chip multiprocessors (2008).

OpenSoC Fabric: On-Chip Network Generator: Using Chisel to Generate a Parameterizable On-Chip Interconnect Fabric

GreenBus: a generic interconnect fabric for transaction level modelling

Novel Hybrid Wired-Wireless Network-on-Chip Architectures: Transducer and Communication Fabric Design

Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication

Similar Documents

Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication

1-to-Many and many-to-1 communication in hybrid wireless network-on-chip

Express Virtual Channels: Towards the Ideal Interconnection Fabric (2007)

Notes on Interconnection Networks for PIM 1

Towards chip-scale plasmonic interconnects.

Architectural integration of rf-interconnect to enhance on-chip communication for many-core chip multiprocessors (2008).

OpenSoC Fabric: On-Chip Network Generator: Using Chisel to Generate a Parameterizable On-Chip Interconnect Fabric

GreenBus: a generic interconnect fabric for transaction level modelling

Novel Hybrid Wired-Wireless Network-on-Chip Architectures: Transducer and Communication Fabric Design

Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication