NDLI: Performance analysis of a synchronous, circuit-switched interconnection cached network

Please wait, while we are loading the content...

Distributed storage control unit for the Hitachi S-3800 multivector supercomputer

A model for dataflow based vector execution

Synchronized access to streams in SIMD vector multiprocessors

The privatizing DOALL test: a run-time technique for DOALL loop identification and array privatization

Reducing data communication overhead for DOACROSS loop nests

Evaluating automatic parallelization for efficient execution on shared-memory multiprocessors

An evaluation of directory protocols for medium-scale shared-memory multiprocessors

An evaluation of a compiler optimization for improving the performance of a coherence directory

Parallelisation of the SDEM distinct element stress analysis code on the KSR-1

Ultrasonic wave propagation on parallel machines

An efficient approach to computing fixpoints for complex program analysis

Optimal local register allocation for a multiple-issue machine

Scheduling reductions

A dominating set model for broadcast in all-port wormhole-routed 2D mesh networks

The interaction between virtual channel flow control and adaptive routing in wormhole networks

Fault-tolerant wormhole routing in tori

Performance of the CM-5 scalable file system

Communication in the KSR1 MPP: performance evaluation using synthetic workload experiments

Architecture implications of high-speed I/O for distributed-memory computers

Combining static and dynamic scheduling on distributed-memory multiprocessors

An optimal upper bound on the minimal completion time in distributed supercomputing

Compiler techniques for maximizing fine-grain and coarse-grain parallelism in loops with uniform dependences

Data and program restructuring of irregular applications for cache-coherent multiprocessor

Nonzero structure analysis

Techniques to overlap computation and communication in irregular iterative applications

Performance analysis of a synchronous, circuit-switched interconnection cached network

An analysis model on nonblocking multirate broadcast networks

Exploiting cache affinity in software cache coherence

Performance evaluation of hybrid hardware and software distributed shared memory protocols

Limited area numerical weather forecasting on a massively parallel computer

Fast phylogenetic analysis on a massively parallel machine

Compiling performance models from parallel programs

Queueing performance analysis of co-scheduling in a pool of processors environment

Normalized performance indices for message passing parallel programs

The effectiveness of caches for vector processors

Using virtual lines to enhance locality exploitation

MOB forms: a class of multilevel block algorithms for dense linear algebra operations

An approach to communication-efficient data redistribution

Twisted data layout

Compiler and runtime support for out-of-core HPF programs

Compilation techniques for block-cyclic distributions

A generalized vision of some parallel bidiagonal systems solvers

Analysis of non-strict functional implementations of the Dongarra-Sorensen eigensolver

The parallel solution of nonsymmetric sparse linear systems using the H* reordering and an associated factorization

On sparse matrix reordering for parallel factorization

Performance analysis of a synchronous, circuit-switched interconnection cached network

Content Provider	ACM Digital Library
Author	Gupta, Vipul Schenfeld, Eugen
Abstract	In many parallel applications, each computation entity (process, thread etc.) switches the bulk of its communication between a small group of other entities. We call this phenomenon switching locality. The Interconnection Cached Network (ICN) is a reconfigurable network especially suited for exploiting switching locality. It consists of many small, fast crossbars interconnected by a large, slow switching crossbar. The large crossbar is used for topology reconfiguration and the smaller crossbars for circuit switching. For a large class of communication patterns displaying switching locality (this includes meshes, tori, trees, rings, pyramids, etc.), it is possible to choose appropriate ICN configurations and assignments of processes to processors such that all communication paths pass through two or less switching components.Much of the previous work on performance analysis of networks has assumed random, uniformly distributed communication and is inapplicable to many real-life parallel applications that lack this uniformity. We develop a methodology to analyze the performance of synchronous, circuit switched networks under different communication traffic patterns. We employ this methodology to study the performance of the ICN in comparison to more popular reconfigurable networks: the delta and the crossbar. We choose two different communication patterns—a 2-D torus representing a high degree of switching locality and a fully connected graph representing complete absence of such locality. We show that in the presence of locality, the ICN comes very close to matching the crossbar's performance. This, together with the shorter network cycle period of the ICN, makes it more desirable. In the absence of switching locality, the reconfigurability of the ICN allows for a graceful degradation in performance.
Starting Page	246
Ending Page	255
Page Count	10
File Format	PDF
ISBN	0897916654
DOI	10.1145/181181.181540
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1994-07-16
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in