NDLI: Data and program restructuring of irregular applications for cache-coherent multiprocessor

Please wait, while we are loading the content...

Distributed storage control unit for the Hitachi S-3800 multivector supercomputer

A model for dataflow based vector execution

Synchronized access to streams in SIMD vector multiprocessors

The privatizing DOALL test: a run-time technique for DOALL loop identification and array privatization

Reducing data communication overhead for DOACROSS loop nests

Evaluating automatic parallelization for efficient execution on shared-memory multiprocessors

An evaluation of directory protocols for medium-scale shared-memory multiprocessors

An evaluation of a compiler optimization for improving the performance of a coherence directory

Parallelisation of the SDEM distinct element stress analysis code on the KSR-1

Ultrasonic wave propagation on parallel machines

An efficient approach to computing fixpoints for complex program analysis

Optimal local register allocation for a multiple-issue machine

Scheduling reductions

A dominating set model for broadcast in all-port wormhole-routed 2D mesh networks

The interaction between virtual channel flow control and adaptive routing in wormhole networks

Fault-tolerant wormhole routing in tori

Performance of the CM-5 scalable file system

Communication in the KSR1 MPP: performance evaluation using synthetic workload experiments

Architecture implications of high-speed I/O for distributed-memory computers

Combining static and dynamic scheduling on distributed-memory multiprocessors

An optimal upper bound on the minimal completion time in distributed supercomputing

Compiler techniques for maximizing fine-grain and coarse-grain parallelism in loops with uniform dependences

Data and program restructuring of irregular applications for cache-coherent multiprocessor

Nonzero structure analysis

Techniques to overlap computation and communication in irregular iterative applications

Performance analysis of a synchronous, circuit-switched interconnection cached network

An analysis model on nonblocking multirate broadcast networks

Exploiting cache affinity in software cache coherence

Performance evaluation of hybrid hardware and software distributed shared memory protocols

Limited area numerical weather forecasting on a massively parallel computer

Fast phylogenetic analysis on a massively parallel machine

Compiling performance models from parallel programs

Queueing performance analysis of co-scheduling in a pool of processors environment

Normalized performance indices for message passing parallel programs

The effectiveness of caches for vector processors

Using virtual lines to enhance locality exploitation

MOB forms: a class of multilevel block algorithms for dense linear algebra operations

An approach to communication-efficient data redistribution

Twisted data layout

Compiler and runtime support for out-of-core HPF programs

Compilation techniques for block-cyclic distributions

A generalized vision of some parallel bidiagonal systems solvers

Analysis of non-strict functional implementations of the Dongarra-Sorensen eigensolver

The parallel solution of nonsymmetric sparse linear systems using the H* reordering and an associated factorization

On sparse matrix reordering for parallel factorization

Data and program restructuring of irregular applications for cache-coherent multiprocessor

Content Provider	ACM Digital Library
Author	Abraham, Santosh G. Tomko, Karen A.
Abstract	Applications with irregular data structures such as sparse matrices or finite element meshes account for a large fraction of engineering and scientific applications. Domain decomposition techniques are commonly used to partition these applications to reduce interprocessor communication on message passing parallel systems. Our work investigates the use of domain decomposition techniques on cache-coherent parallel systems.Many good domain decomposition algorithms are now available. We show that further application improvements are attainable using data and program restructuring in conjunction with domain decomposition. We give techniques for data layout to reduce communication, blocking with subdomains to improve uniprocessor cache behavior, and insertion of prefetches to hide the latency of interprocessor communication.This paper details our restructuring techniques and provides experimental results on the KSR1 multiprocessor for a sparse matrix application. The experimental results include counts of cache misses provided by the KSR PMON performance monitoring tool. Our data show that cache coherency traffic can be reduced by 30%–60% using our data layout scheme and that more than 53% of the remaining coherency cache misses can be eliminated using prefetch instructions.
Starting Page	214
Ending Page	225
Page Count	12
File Format	PDF
ISBN	0897916654
DOI	10.1145/181181.181351
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1994-07-16
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in