NDLI: Loop Transformations for Architectures with Partitioned Register Banks (LCTES '01)

Please wait, while we are loading the content...

An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors

Hybrid Run-time Power Management Technique for Real-time Embedded System with Voltage Scalable Processor

Power-Aware Design Synthesis Techniques for Distributed Real-Time Systems

Combining Global Code and Data Compaction

Loop Transformations for Architectures with Partitioned Register Banks

ENSEMBLE: A Communication Layer for Embedded Multi-Processor Systems

Embedded Control Systems Development with Giotto

A tool for simulation and fast prototyping of embedded control systems

MILAN: A Model Based Integrated Simulation Framework for Design of Embedded Systems

Parametric Timing Analysis

Interval-Based Analysis of Software Processes

Automatic Accurate Live Memory Analysis for Garbage-Collected Languages

Generating Decision Trees for Decoding Binaries

Dealing with Hardware in Embedded Software: A General Framework Based on the Devil Language

Morphable Cache Architectures: Potential Benefits

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

ILP-based Instruction Scheduling for IA-64

C Compiler Design for an Industrial Network Processor

A Dynamic Programming Approach to Optimal Integrated Code Generation

Stuck in the Middle: Challenges and Trends in Optimizing Middleware

Optimizing Component Interaction

Using Cohort Scheduling to Enhance Server Performance (Extended Abstract)

Middleware For Building Adaptive Systems Via Configuration

Designing and Optimizing a Scalable CORBA Notification Service

Issues in the Design of Adaptive Middleware Load Balancing

Evaluating and Optimizing Thread Pool Strategies for Real-Time CORBA

Designing an Efficient and Scalable Server-side Asynchrony Model for CORBA

Integration of QoS-Enabled Distributed Object Computing Middleware for Developing Next-Generation Distributed Application

Language and Compiler Support for Adaptive Distributed Applications

Loop Transformations for Architectures with Partitioned Register Banks (LCTES '01)

Content Provider	ACM Digital Library
Author	Sweany, Philip Carr, Steve Huang, Xianglong
Abstract	Embedded systems require maximum performance from a processor within significant constraints in power consumption and chip cost. Using software pipelining, processors can often exploit considerable instruction-level parallelism (ILP), and thus significantly improve performance, at the cost of substantially increasing register requirements. These increasing register requirements, however, make it difficult to build a high-performance embedded processor with a single, multi-ported register file while maintaining clock speed and limiting power consumption.Some digital signal processors, such as the TI C6x, reduce the number of ports required for a register bank by partitioning the register bank into multiple banks. Disjoint subsets of functional units are directly connected to one of the partitioned register banks. Each register bank and its associate functional units is called a cluster. Clustering reduces the number of ports needed on a per-bank basis, allowing an increased clock rate. However, execution speed can be hampered because of the potential need to copy “non-local” operands among register banks in order to make them available to the functional unit performing an operation. The task of the compiler is to both maximize parallelism and minimize the number of remote register accesses needed.Previous work has concentrated on methods to partition virtual registers amongst the target architecture's clusters. In this paper, we show how high-level loop transformations can enhance the partitioning obtained by low-level schemes. In our experiments, loop transformations improved software pipelining by 27% on a machine with 2 clusters, each having 1 floating-point and 1 integer register bank and 4 functional units. We also observed a 20% improvement on a similar machine with 4 clusters of 2 functional units. In fact, by performing the described loop transformations we were able to show improvements of greater than 10% over schedules (for un-transformed loops) generated with the unrealistic assumption of a single multi-ported register bank.
Starting Page	48
Ending Page	55
Page Count	8
File Format	PDF
ISBN	1581134258
DOI	10.1145/384197.384206
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-08-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Loop Transformations for Architectures with Partitioned Register Banks (OM '01)

Loop Transformations for Architectures with Partitioned Register Banks (2001)

Loop Transformations for Architectures with Partitioned Register Banks

Register Assignment for Architectures with Partitioned Register Banks

Value cloning for architectures with partitioned register banks

Value cloning for architectures with partitioned register banks (extended abstract) (1998).

Register Allocation for Banked Register File (LCTES '01)

A Code Generation Framework for VLIW Architectures with Partitioned Register Banks (1998)

Register Assignment for Architectures with Partitioned Register Banks (1999)

Loop Transformations for Architectures with Partitioned Register Banks (LCTES '01)

Similar Documents

Loop Transformations for Architectures with Partitioned Register Banks (OM '01)

Loop Transformations for Architectures with Partitioned Register Banks (2001)

Loop Transformations for Architectures with Partitioned Register Banks

Register Assignment for Architectures with Partitioned Register Banks

Value cloning for architectures with partitioned register banks

Value cloning for architectures with partitioned register banks (extended abstract) (1998).

Register Allocation for Banked Register File (LCTES '01)

A Code Generation Framework for VLIW Architectures with Partitioned Register Banks (1998)

Register Assignment for Architectures with Partitioned Register Banks (1999)

Loop Transformations for Architectures with Partitioned Register Banks (LCTES '01)