NDLI: Bypass aware instruction scheduling for register file power reduction

Please wait, while we are loading the content...

Feedback linking: optimizing object code layout for updates

Deriving abstract transfer functions for analyzing embedded software

Reducing the cost of conditional transfers of control by using comparison specifications

An EDF schedulability test for periodic tasks on reconfigurable hardware devices

Efficient code generation from SHIM models

Procrastination for leakage-aware rate-monotonic scheduling on a dynamic voltage scaling processor

Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures

Embedded systems in the wild: ZebraNet software, hardware, and deployment experiences

Minimizing downtime in seamless migrations of mobile applications

Pluggable abstract domains for analyzing embedded software

Effective thread management on network processors with compiler analysis

Faster WCET flow analysis by program slicing

Generating optimized code from SCR specifications

Compiler-directed thermal management for VLIW functional units

BOTS: a constraint-based component system for synthesizing scalable software systems

Storing a persistent transactional object heap on flash memory

Field-sensitive value analysis of embedded C programs with union types and pointer arithmetics

In search of near-optimal optimization phase orderings

Synthesizing safe state machines from Esterel

Effective compiler generation by architecture description

Bypass aware instruction scheduling for register file power reduction

Optimizing compiler for shared-memory multiple SIMD architecture

Bypass aware instruction scheduling for register file power reduction

Content Provider	ACM Digital Library
Author	Paek, Yunheung Dutt, Nikil Shrivastava, Aviral Nicolau, Alex Park, Sanghyun Earlie, Eugene
Abstract	Since register files suffer from some of the highest power densities within processors, designers have investigated several architectural strategies for register file power reduction, including "On Demand RF Read" where the register file is read only if the operand value is not available from the bypasses. However, we show in this paper that significant additional reductions in the register file power consumption can be obtained by scheduling instructions so that they transfer the operands via bypasses, rather than reading from the register file. Such instruction scheduling requires the compiler to be cognizant of the bypasses in the processor pipeline. In this paper, we develop several bypass aware instruction scheduling heuristics varying in time complexity, and study their effectiveness on the Intel XScale processor pipeline running MiBench benchmarks. Our experimental results show additional power consumption reductions of up to 26% and on average 12% over and above the register file power reduction achieved through existing techniques.
Starting Page	173
Ending Page	181
Page Count	9
File Format	PDF
ISBN	159593362X
DOI	10.1145/1134650.1134675
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-06-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Register file Operation table Power consumption Reservation table Architecture-sensitive compiler Forwarding paths Bypass-sensitive Processor bypasses
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bypass aware instruction scheduling for register file power reduction

Bypass aware instruction scheduling for.

Register file power reduction using bypass sensitive compiler.

Register File Power Reduction Using Bypass Sensitive Compiler

Bypass aware instruction scheduling for register file power reduction (2006)

Bypass aware instruction scheduling for register file power reduction (2006)

Energy Aware Register File Implementation through (2003)

Power Reduction in VLIW Processor with Compiler Driven Bypass Network

Power-aware Compilation for Register File Energy Reduction (2003)

Bypass aware instruction scheduling for register file power reduction

Similar Documents

Bypass aware instruction scheduling for register file power reduction

Bypass aware instruction scheduling for.

Register file power reduction using bypass sensitive compiler.

Register File Power Reduction Using Bypass Sensitive Compiler

Bypass aware instruction scheduling for register file power reduction (2006)

Bypass aware instruction scheduling for register file power reduction (2006)

Energy Aware Register File Implementation through (2003)

Power Reduction in VLIW Processor with Compiler Driven Bypass Network

Power-aware Compilation for Register File Energy Reduction (2003)

Bypass aware instruction scheduling for register file power reduction