NDLI: Synthesizing safe state machines from Esterel

Please wait, while we are loading the content...

Feedback linking: optimizing object code layout for updates

Deriving abstract transfer functions for analyzing embedded software

Reducing the cost of conditional transfers of control by using comparison specifications

An EDF schedulability test for periodic tasks on reconfigurable hardware devices

Efficient code generation from SHIM models

Procrastination for leakage-aware rate-monotonic scheduling on a dynamic voltage scaling processor

Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures

Embedded systems in the wild: ZebraNet software, hardware, and deployment experiences

Minimizing downtime in seamless migrations of mobile applications

Pluggable abstract domains for analyzing embedded software

Effective thread management on network processors with compiler analysis

Faster WCET flow analysis by program slicing

Generating optimized code from SCR specifications

Compiler-directed thermal management for VLIW functional units

BOTS: a constraint-based component system for synthesizing scalable software systems

Storing a persistent transactional object heap on flash memory

Field-sensitive value analysis of embedded C programs with union types and pointer arithmetics

In search of near-optimal optimization phase orderings

Synthesizing safe state machines from Esterel

Effective compiler generation by architecture description

Bypass aware instruction scheduling for register file power reduction

Optimizing compiler for shared-memory multiple SIMD architecture

Synthesizing safe state machines from Esterel

Content Provider	ACM Digital Library
Author	Traulsen, Claus Prochnow, Steffen von Hanxleden, Reinhard
Abstract	Esterel and Safe State Machines (SSMs) are synchronous languages dedicated to the modeling of embedded reactive systems. While Esterel is a textual language, SSMs are based on the graphical Statecharts formalism. Statecharts are often more intuitive to understand than their textual counterpart, and their animated simulation can help to visualize subtle behaviors of a program. However, in terms of editing speed, revision management, and meta-modeling, the textual nature of Esterel is advantageous. We present an approach to transform Esterel v5 programs into equivalent SSMs. This permits a design flow where the designer develops a system at the Esterel level, but uses a graphical browser and simulator to inspect and validate the system under development.We synthesize SSMs in two phases. The first phase transforms an Esterel program into an equivalent SSM, using a structural translation that results in correct, but typically not very compact SSMs. The second phase iteratively applies optimization rules that aim to reduce the number of states, transitions and hierarchy levels to enhance readability of the SSM. As it turned out, this optimization is also useful for the traditional, manual design of SSMs. The complete transformation has been implemented in a prototypical modeling environment, which allows to demonstrate the practicality of this approach and the compactness of the generated SSMs.
Starting Page	113
Ending Page	124
Page Count	12
File Format	PDF
ISBN	159593362X
DOI	10.1145/1134650.1134667
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-06-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Reactive systems Safe state machines Textual/graphical languages Statecharts Esterel Synccharts
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesizing safe state machines from Esterel

Abstract Synthesizing Safe State Machines from Esterel

Synthesizing Safe State Machines from Esterel (2006)

SyncCharts in C: a proposal for light-weight, deterministic concurrency

Programmation Synchrone de Systèmes Réactifs avec Esterel et les SyncCharts

Combining CCSL and Esterel to specify and verify time requirements

Combining CCSL and Esterel to specify and verify time requirements

Automatic recovery of statecharts from procedural code

Automatic recovery of statecharts from procedural code

Synthesizing safe state machines from Esterel

Similar Documents

Synthesizing safe state machines from Esterel

Abstract Synthesizing Safe State Machines from Esterel

Synthesizing Safe State Machines from Esterel (2006)

SyncCharts in C: a proposal for light-weight, deterministic concurrency

Programmation Synchrone de Systèmes Réactifs avec Esterel et les SyncCharts

Combining CCSL and Esterel to specify and verify time requirements

Combining CCSL and Esterel to specify and verify time requirements

Automatic recovery of statecharts from procedural code

Automatic recovery of statecharts from procedural code

Synthesizing safe state machines from Esterel