NDLI: Effective thread management on network processors with compiler analysis

Please wait, while we are loading the content...

Feedback linking: optimizing object code layout for updates

Deriving abstract transfer functions for analyzing embedded software

Reducing the cost of conditional transfers of control by using comparison specifications

An EDF schedulability test for periodic tasks on reconfigurable hardware devices

Efficient code generation from SHIM models

Procrastination for leakage-aware rate-monotonic scheduling on a dynamic voltage scaling processor

Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures

Embedded systems in the wild: ZebraNet software, hardware, and deployment experiences

Minimizing downtime in seamless migrations of mobile applications

Pluggable abstract domains for analyzing embedded software

Effective thread management on network processors with compiler analysis

Faster WCET flow analysis by program slicing

Generating optimized code from SCR specifications

Compiler-directed thermal management for VLIW functional units

BOTS: a constraint-based component system for synthesizing scalable software systems

Storing a persistent transactional object heap on flash memory

Field-sensitive value analysis of embedded C programs with union types and pointer arithmetics

In search of near-optimal optimization phase orderings

Synthesizing safe state machines from Esterel

Effective compiler generation by architecture description

Bypass aware instruction scheduling for register file power reduction

Optimizing compiler for shared-memory multiple SIMD architecture

Effective thread management on network processors with compiler analysis

Content Provider	ACM Digital Library
Author	Zhuang, Xiaotong Pande, Santosh
Abstract	Mapping packet processing tasks on network processor micro-engines involves complex tradeoffs that relating to maximizing parallelism and pipelining. Due to an increase in the size of the code store and complexity of the application requirements, network processors are being programmed with heterogeneous threads that may execute code belonging to different tasks on a given micro-engine. Also, most network applications are streaming applications that are typically processed in a pipelined fashion. Thus, the tasks on different micro-engines are pipelined in such a way as to maximize the throughput. Tasks themselves could have different run time performance demands. Traditionally, runtime management involving processor sharing, real-time scheduling etc. is provided by the runtime environment (typically an operating system) using the hardware support for timers and interrupts that allows time slicing the resource amongst the tasks. However, due to stringent performance requirements on network processors (which process packets from very high speed network traffic), neither OS nor hardware mechanisms are typically feasible/available.In this paper, we show that it is very difficult and inefficient for the programmer to meet the constraints of runtime management by coding them statically. Due to the infeasibility of hardware or OS solution (even in the near future), the only choice left is a compiler approach.We propose a complete compiler solution to automatically insert explicit context switch (ctx) instructions provided on the processors so that the execution of programs is better manipulated at runtime to meet their constraints. We show that such an approach is feasible opening new application domains that would need heterogeneous thread programming. Such approaches would in general become important for multi-core processors.
Starting Page	72
Ending Page	82
Page Count	11
File Format	PDF
ISBN	159593362X
DOI	10.1145/1134650.1134662
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-06-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Network processors Real-time scheduling Compiler optimizations Cpu scheduling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Effective thread management on network processors with compiler analysis

Compiler-Supported Thread Management for Multithreaded Network Processors

Abstract 1 effective thread management on network processors with compiler analysis.

A Fast Algorithm for Scheduling Time-Constrained Instructions on Processors with ILP

On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors

Superblock-Based Source Code Optimizations for WCET Reduction

Compiler Optimizations for . . . Network Processors (2006)

Compiler optimizations for parallelizing general-purpose applications under thread-level speculation

Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors

Effective thread management on network processors with compiler analysis

Similar Documents

Effective thread management on network processors with compiler analysis

Compiler-Supported Thread Management for Multithreaded Network Processors

Abstract 1 effective thread management on network processors with compiler analysis.

A Fast Algorithm for Scheduling Time-Constrained Instructions on Processors with ILP

On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors

Superblock-Based Source Code Optimizations for WCET Reduction

Compiler Optimizations for . . . Network Processors (2006)

Compiler optimizations for parallelizing general-purpose applications under thread-level speculation

Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors

Effective thread management on network processors with compiler analysis