NDLI: A post-compilation register reassignment technique for improving hamming distance code compression

Please wait, while we are loading the content...

Exploiting pipelining to relax register-file port constraints of instruction-set extensions

Anomalous path detection with hardware support

Compilation techniques for energy reduction in horizontally partitioned cache architectures

Optimizing stream programs using linear state space analysis

Architectural support for real-time task scheduling in SMT processors

The microarchitecture of FPGA-based soft processors

A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution

Balancing register pressure and context-switching delays in ASTI systems

How compilers and tools differ for embedded systems

Exploring the design space of LUT-based transparent accelerators

Hardware support for code integrity in embedded processors

A post-compilation register reassignment technique for improving hamming distance code compression

Compiler-directed proactive power management for networks

Intra-task scenario-aware voltage scheduling

Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing

A dual-processor solution for the MAC layer of a software defined radio terminal

Developing embedded multi-threaded applications with CATAPULTS, a domain-specific language for generating thread schedulers

Automating custom-precision function evaluation for embedded processors

Segment protection for embedded systems using run-time checks

Verifiable annotations for embedded java environments

Equivalence checking of arithmetic expressions using fast evaluation

Energy aware kernel for hard real-time systems

An Esterel processor with full preemption support and its worst case reaction time analysis

Instruction set extensions for software defined radio on a multithreaded processor

Micro embedded monitoring for security in application specific instruction-set processors

Energy management for commodity short-bit-width microcontrollers

SECA: security-enhanced communication architecture

Memory allocation for embedded systems with a compile-time-unknown scratch-pad size

Single appearance schedule with dynamic loop count for minimum data buffer from synchronous dataflow graphs

MTSS: multi task stack sharing for embedded systems

Fast and fair: data-stream quality of service

Software-directed power-aware interconnection networks

A post-compilation register reassignment technique for improving hamming distance code compression

Content Provider	ACM Digital Library
Author	Sutton, Peter Ros, Montserrat
Abstract	Code compression is a field where compression ratios between compiler-generated code and subsequent compressed code are highly dependent on decisions made at compile time. Most optimizations employed by compilers tend to focus on parameters such as program performance, minimizing resource dependencies and sometimes the option of reducing code size.This paper describes a post-compilation technique for the greedy reassignment of general purpose scratch registers to improve Hamming distance based code compression. The code translation renumbers registers based on the frequency of registers used by isomorphic instructions and employs a Gray coding scheme to reduce Hamming distances between similar instructions.Register reassignment has been successfully implemented in areas where the compiler optimizations do not include a particular metric, for example, power savings. Pro-gram values can be reassigned register numbers that reduce overall power consumption of the address bus and register file decoder, at no cost to code size or performance.The application of the register reassignment technique in this paper reduced the number of dictionary vectors required by a program on average by 9.74%. Code compression ratios of register-reassigned binaries were consistently around 3-4% (of original program size) lower than code compression applied to original binaries, with the highest such reduction at nearly 7%. General purpose register reassignment is a technique that allows for gains in compression efficiency with no penalty in hardware. Other techniques that could be trialed include commutative register switching, dead register detection and assignment and complete register re-allocation.
Starting Page	97
Ending Page	104
Page Count	8
File Format	PDF
ISBN	159593149X
DOI	10.1145/1086297.1086311
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-09-24
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Code compression Hamming distance Register reassignment
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A post-compilation register reassignment technique for improving hamming distance code compression

A post-compilation register reassignment technique for improving hamming distance code compression

A post-compilation register re-assignment technique for improving hamming distance based code compression

A hamming distance based VLIW/EPIC code compression technique

Test data volume minimization using double hamming distance reordering with mixed RL-Huffman based compression scheme for system-on-chip

Incremental Compiler Transformations For Multiple Instruction Retry (1994)

Incremental compiler transformations for multiple instruction retry (1994).

A hamming distance based VLIW/EPIC code compression technique

Incremental Compiler Transformations For Multiple Instruction Retry

A post-compilation register reassignment technique for improving hamming distance code compression

Similar Documents

A post-compilation register reassignment technique for improving hamming distance code compression

A post-compilation register reassignment technique for improving hamming distance code compression

A post-compilation register re-assignment technique for improving hamming distance based code compression

A hamming distance based VLIW/EPIC code compression technique

Test data volume minimization using double hamming distance reordering with mixed RL-Huffman based compression scheme for system-on-chip

Incremental Compiler Transformations For Multiple Instruction Retry (1994)

Incremental compiler transformations for multiple instruction retry (1994).

A hamming distance based VLIW/EPIC code compression technique

Incremental Compiler Transformations For Multiple Instruction Retry

A post-compilation register reassignment technique for improving hamming distance code compression