NDLI: Squash: a scalable quantum mapper considering ancilla sharing

Please wait, while we are loading the content...

VLSI systems for neurocomputing and health informatics

Hardening QDI circuits against transient faults using delay-insensitive maxterm synthesis

Horizontal benchmark extension for improved assessment of physical CAD research

3D-SWIFT: a high-performance 3D-stacked wide IO DRAM

A performance enhancing hybrid locally mesh globally star NoC topology

Adaptive compressive sensing for low power wireless sensors

Squash: a scalable quantum mapper considering ancilla sharing

Create, then innovate

Smart nodes of internet of things (IoT): a hardware perspective view & implementation

WriteSmoothing: improving lifetime of non-volatile caches using intra-set wear-leveling

A hybrid framework for application allocation and scheduling in multicore systems with energy harvesting

A new DRAM architecture and its control method for the system power consumption

MB-FICA: multi-bit fault injection and coverage analysis

Simscape design flow for memristor based programmable oscillators

Reconfigurable STT-NV LUT-based functional units to improve performance in general-purpose processors

A complete electronic network interface architecture for global contention-free communication over emerging optical networks-on-chip

EDA for extreme scale systems: design abstractions, metrics, and benchmarks

Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures

Generation of reduced analog circuit models using transient simulation traces

Optimal power switch design methodology for ultra dynamic voltage scaling with a limited number of power rails

Optically reconfigurable gate array with an angle-multiplexed holographic memory

System-level reliability exploration framework for heterogeneous MPSoC

OCV-aware top-level clock tree optimization

Minimum implant area-aware gate sizing and placement

VLSI implementation of linear MIMO detection with boosted communications performance: extended abstract

Regulator-gating: adaptive management of on-chip voltage regulators

Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory

Reliability-aware cross-point resistive memory design

Neural network-based accelerators for transcendental function approximation

A memory mapping approach based on network customization to design conflict-free parallel hardware architectures

On-line detection of the deadlocks caused by permanently faulty links in quasi-delay insensitive networks on chip

Securely outsourcing power grid simulation on cloud

A generic implementation of a quantified predictor on FPGAs

A design approach to automatically generate on-chip monitors during high-level synthesis of hardware accelerator

Forward-scaling, serially equivalent parallelism for FPGA placement

A novel mixed-signal self-calibration technique for baseband filters in systems-on-chip mobile transceivers

Level shifter planning for timing constrained multi-voltage SoC floorplanning

Variability-aware design of double gate FinFET-based current mirrors

A TSV-cross-link-based approach to 3D-clock network synthesis for improved robustness

Modeling of the charging behavior of li-ion batteries based on manufacturer's data

A multi-stage leakage aware resource management technique for reconfigurable architectures

Energy optimal sizing of FinFET standard cells operating in multiple voltage regimes using adaptive independent gate control

Logic block and design methodology for via-configurable structured ASIC using dual supply voltages

A study on the use of parallel wiring techniques for sub-20nm designs

Using adaptive read voltage thresholds to enhance the reliability of MLC NAND flash memory systems

Efficient parallel beamforming for 3D ultrasound imaging

New 4T-based DRAM cell designs

A novel parallel adaptation of an implicit path delay grading method

An automated design approach to map applications on CGRAs

A dual-rail LUT for reconfigurable logic using null convention logic

Thermal-aware phase-based tuning of embedded systems

A parallel and reconfigurable architecture for efficient OMP compressive sensing reconstruction

A qualitative simulation approach for verifying PLL locking property

Exploiting heterogeneity in MPSoCs to prevent potential trojan propagation across malicious IPs

A comparison of FinFET based FPGA LUT designs

A feasibility study on robust programmable delay element design based on neuron-MOS mechanism

High level energy modeling of controller logic in data caches

A low power high resolution digital PWM with process and temperature calibrations for digital controlled DC-DC converters

A new methodology for reduced cost of resilience

A task-oriented vision system

He-P2012: architectural heterogeneity exploration on a scalable many-core platform

WeDBless: weighted deflection bufferless router for mesh NoCs

On macro-fault: a new fault model, its implications on fault tolerance and manufacturing yield

Trade-off between energy and quality of service through dynamic operand truncation and fusion

Transient analysis of gate inside junctionless transistor (GI-JLT)

A novel low-power and in-place split-radix FFT processor

Built-in generation of functional broadside tests considering primary input constraints

H.264 8x8 inverse transform architecture optimization

TSV power supply array electromigration lifetime analysis in 3D ICS

Energy-efficient wireless network-on-chip architecture with log-periodic on-chip antennas

A current-mode CMOS/memristor hybrid implementation of an extreme learning machine

Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory

Modelling and mitigation of time-zero variability in sub-16nm finfet-based STT-MRAM memories

Performance modeling of virtualized custom logic computations

A design flow for physical synthesis of digital cells with ASTRAN

Scheduling of PDE setting and timing tests for post-silicon skew tuning with timing margin: [extended abstract]

A semi-formal approach for analog circuits behavioral properties verification

An area efficient low power high speed S-Box implementation using power-gated PLA

FPGA based implementation of a genetic algorithm for ARMA model parameters identification

Highly adaptive and congestion-aware routing for 3D NoCs

Squash: a scalable quantum mapper considering ancilla sharing

Content Provider	ACM Digital Library
Author	Dousti, Mohammad Javad Shafaei, Alireza Pedram, Massoud
Abstract	Quantum algorithms for solving problems of interesting size often result in circuits with a very large number of qubits and quantum gates. Fortunately, these algorithms also tend to contain a small number of repetitively-used quantum kernels. Identifying the quantum logic blocks that implement such quantum kernels is critical to the complexity management for realizing the corresponding quantum circuit. Moreover, quantum computation requires some type of quantum error correction coding to combat decoherence, which in turn results in a large number of ancilla qubits in the circuit. Sharing the ancilla qubits among quantum operations (even though this sharing can increase the overall circuit latency) is important in order to curb the resource demand of the quantum algorithm. This paper presents a multi-core reconfigurable quantum processor architecture, called Requp, which supports a layered approach to mapping a quantum algorithm and ancilla sharing. More precisely, a scalable quantum mapper, called Squash, is introduced, which divides a given quantum circuit into a number of quantum kernels--each kernel comprises k parts such that each part will run on exactly one of k available cores. Experimental results demonstrate that Squash can handle large-scale quantum algorithms while providing an effective mechanism for sharing ancilla qubits.
Starting Page	117
Ending Page	122
Page Count	6
File Format	PDF
ISBN	9781450328166
DOI	10.1145/2591513.2591523
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-05-20
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Quantum computing Mapping Ancilla sharing Scalable algorithms Physical design
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in