NDLI: Fine-grain access control for distributed shared memory

Please wait, while we are loading the content...

Separating data and control transfer in distributed operating systems

Scheduling and page migration for multiprocessor compute servers

Reactive synchronization algorithms for multiprocessors

Integration of message passing and shared memory in the Stanford FLASH multiprocessor

Software overhead in messaging layers: where does the time go?

Where is time spent in message-passing and shared-memory programs?

Performance of a hardware-assisted real-time garbage collector

eNVy: a non-volatile, main memory storage system

Resource allocation in a high clock rate microprocessor

Hardware and software support for efficient exception handling

A technique for monitoring run-time dynamics of an operating system and a microprocessor executing user applications

Trap-driven simulation with Tapeworm II

Contrasting characteristics and cache performance of technical and multi-user commercial workloads

Avoiding conflict misses dynamically in large direct-mapped caches

Surpassing the TLB performance of superpages with less operating system support

Dynamic memory disambiguation using the memory conflict buffer

AP1000+: architectural support of PUT/GET interface for parallelizing compiler

LCM: memory system support for parallel language implementation

The performance advantages of integrating block data transfer in cache-coherent multiprocessors

Improving the accuracy of static branch prediction using branch correlation

Reducing branch costs via branch alignment

Compiler optimizations for improving data locality

DCG: an efficient, retargetable dynamic code generation system

The performance impact of flexibility in the Stanford FLASH multiprocessor

Simple compiler algorithms to reduce ownership overhead in cache coherence protocols

Fine-grain access control for distributed shared memory

Interleaving: a multithreading technique targeting multiprocessors and workstations

Hardware support for fast capability-based addressing

The effectiveness of multiple hardware contexts

Fine-grain access control for distributed shared memory

Content Provider	ACM Digital Library
Author	Lebeck, Alvin R. Schoinas, Ioannis Larus, James R. Wood, David A. Falsafi, Babak Reinhardt, Steven K.
Abstract	This paper discusses implementations of fine-grain memory access control, which selectively restricts reads and writes to cache-block-sized memory regions. Fine-grain access control forms the basis of efficient cache-coherent shared memory. This paper focuses on low-cost implementations that require little or no additional hardware. These techniques permit efficient implementation of shared memory on a wide range of parallel systems, thereby providing shared-memory codes with a portability previously limited to message passing.This paper categorizes techniques based on where access control is enforced and where access conflicts are handled. We incorporated three techniques that require no additional hardware into Blizzard, a system that supports distributed shared memory on the CM-5. The first adds a software lookup before each shared-memory reference by modifying the program's executable. The second uses the memory's error correcting code (ECC) as cache-block valid bits. The third is a hybrid. The software technique ranged from slightly faster to two times slower than the ECC approach. Blizzard's performance is roughly comparable to a hardware shared-memory machine. These results argue that clusters of workstations or personal computers with networks comparable to the CM-5's will be able to support the same shared-memory interfaces as supercomputers.
Starting Page	297
Ending Page	306
Page Count	10
File Format	PDF
ISBN	0897916603
DOI	10.1145/195473.195575
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1994-11-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fine-grain access control for distributed shared memory (1994)

Fine-grain Access Control for Distributed Shared Memory (1994)

Fine-grain Access Control fcw Distributed Shared Memory* Abstract

Implementing Fine-Grain Distributed Shared Memory On Commodity SMP Workstations (1996)

Implementing Fine-Grain Distributed Shared Memory On Commodity SMP Workstations (1996)

–ece 842 survey paper– selected papers on shared memory multiprocessors and distributed shared memory multiprocessors from the past 10 years (2001).

Sirocco: Cost-Effective Fine-Grain Distributed Shared Memory

Source-level global optimizations for fine-grain distributed shared memory systems

Fine-grain update control protocol for a distributed shared memory system

Fine-grain access control for distributed shared memory

Similar Documents

Fine-grain access control for distributed shared memory (1994)

Fine-grain Access Control for Distributed Shared Memory (1994)

Fine-grain Access Control fcw Distributed Shared Memory* Abstract

Implementing Fine-Grain Distributed Shared Memory On Commodity SMP Workstations (1996)

Implementing Fine-Grain Distributed Shared Memory On Commodity SMP Workstations (1996)

–ece 842 survey paper– selected papers on shared memory multiprocessors and distributed shared memory multiprocessors from the past 10 years (2001).

Sirocco: Cost-Effective Fine-Grain Distributed Shared Memory

Source-level global optimizations for fine-grain distributed shared memory systems

Fine-grain update control protocol for a distributed shared memory system

Fine-grain access control for distributed shared memory