NDLI: Reactive synchronization algorithms for multiprocessors

Please wait, while we are loading the content...

Separating data and control transfer in distributed operating systems

Scheduling and page migration for multiprocessor compute servers

Reactive synchronization algorithms for multiprocessors

Integration of message passing and shared memory in the Stanford FLASH multiprocessor

Software overhead in messaging layers: where does the time go?

Where is time spent in message-passing and shared-memory programs?

Performance of a hardware-assisted real-time garbage collector

eNVy: a non-volatile, main memory storage system

Resource allocation in a high clock rate microprocessor

Hardware and software support for efficient exception handling

A technique for monitoring run-time dynamics of an operating system and a microprocessor executing user applications

Trap-driven simulation with Tapeworm II

Contrasting characteristics and cache performance of technical and multi-user commercial workloads

Avoiding conflict misses dynamically in large direct-mapped caches

Surpassing the TLB performance of superpages with less operating system support

Dynamic memory disambiguation using the memory conflict buffer

AP1000+: architectural support of PUT/GET interface for parallelizing compiler

LCM: memory system support for parallel language implementation

The performance advantages of integrating block data transfer in cache-coherent multiprocessors

Improving the accuracy of static branch prediction using branch correlation

Reducing branch costs via branch alignment

Compiler optimizations for improving data locality

DCG: an efficient, retargetable dynamic code generation system

The performance impact of flexibility in the Stanford FLASH multiprocessor

Simple compiler algorithms to reduce ownership overhead in cache coherence protocols

Fine-grain access control for distributed shared memory

Interleaving: a multithreading technique targeting multiprocessors and workstations

Hardware support for fast capability-based addressing

The effectiveness of multiple hardware contexts

Reactive synchronization algorithms for multiprocessors

Content Provider	ACM Digital Library
Author	Agarwal, Anant Lim, Beng-Hong
Abstract	Synchronization algorithms that are efficient across a wide range of applications and operating conditions are hard to design because their performance depends on unpredictable run-time factors. The designer of a synchronization algorithm has a choice of protocols to use for implementing the synchronization operation. For example, candidate protocols for locks include test-and-set protocols and queueing protocols. Frequently, the best choice of protocols depends on the level of contention: previous research has shown that test-and-set protocols for locks outperform queueing protocols at low contention, while the opposite is true at high contention.This paper investigates reactive synchronization algorithms that dynamically choose protocols in response to the level of contention. We describe reactive algorithms for spin locks and fetch-and-op that choose among several shared-memory and message-passing protocols. Dynamically choosing protocols presents a challenge: a reactive algorithm needs to select and change protocols efficiently, and has to allow for the possibility that multiple processes may be executing different protocols at the same time. We describe the notion of consensus objects that the reactive algorithms use to preserve correctness in the face of dynamic protocol changes.Experimental measurements demonstrate that reactive algorithms perform close to the best static choice of protocols at all levels of contention. Furthermore, with mixed levels of contention, reactive algorithms outperform passive algorithms with fixed protocols, provided that contention levels do not change too frequently. Measurements of several parallel applications show that reactive algorithms result in modest performance gains for spin locks and significant gains for fetch-and-op.
Starting Page	25
Ending Page	35
Page Count	11
File Format	PDF
ISBN	0897916603
DOI	10.1145/195473.195490
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1994-11-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reactive synchronization algorithms for multiprocessors (1994).

Reactive synchronization algorithms for multiprocessors (1995).

Signature of Author Certified by Accepted by Reactive Synchronization Algorithms for Multiprocessors (1994)

Reactive Multi-Word Synchronization for Multiprocessors

High performance synchronization algorithms for multiprogrammed multiprocessors

Reactive Synchronization Algorithms for Multiprocessors (1994)

HW/SW methodologies for synchronization in FPGA multiprocessors

Reactive multiword synchronization for multiprocessors

Reactive Synchronization Algorithms for Multiprocessors (1994)

Reactive synchronization algorithms for multiprocessors

Similar Documents

Reactive synchronization algorithms for multiprocessors (1994).

Reactive synchronization algorithms for multiprocessors (1995).

Signature of Author Certified by Accepted by Reactive Synchronization Algorithms for Multiprocessors (1994)

Reactive Multi-Word Synchronization for Multiprocessors

High performance synchronization algorithms for multiprogrammed multiprocessors

Reactive Synchronization Algorithms for Multiprocessors (1994)

HW/SW methodologies for synchronization in FPGA multiprocessors

Reactive multiword synchronization for multiprocessors

Reactive Synchronization Algorithms for Multiprocessors (1994)

Reactive synchronization algorithms for multiprocessors