Loading...
Please wait, while we are loading the content...
Similar Documents
Compiling polychronous programs into conditional partial orders for ASIP synthesis
| Content Provider | ACM Digital Library |
|---|---|
| Author | Shukla, Sandeep K. Nanjundappa, Mahesh |
| Abstract | Synthesis of application specific hardware which minimizes area while not sacrificing latency or clock speed is a much researched problem. In most of the past works, the hardware is described structurally in hardware description languages with behaviors attached to structures. Since the structure is manually decided, the architect has to decide whether certain components can be reused without increasing latency. For example, if one can prove that certain behaviors never happen at the same time, these behaviors can be mapped to common components, with a simple control state machine determining which behavioral mode the behavior belongs to. Since application specific hardware are used as co-processors for performance boost, and such computations are best described as a data-flow computation (such as signal processing, encryption etc.,), we choose a high level data-flow oriented formal specification language, and use a new semantic model for this specification language, namely conditional partial order graphs. The advantage of our approach is that our specification language MRICDF is graphical, polychronous, has formal semantics, and hence synthesizing its control structure into conditional partial order is a natural fit. Additionally, the specific calculus of constraints in polychronous languages -- namely clock calculus, and associated analysis with Boolean theory of prime implicates, and constraint satisfiability checking with SMT solvers provide us with a natural way of discovering behaviors that belong to disjoint modes, and thereby allow us to reuse components with simple micro-instruction set synthesis. In this paper, we show how MRICDF can be used to formally synthesize such application specific instruction processors. Past approaches to synthesize hardware from the polychronous language SIGNAL were focused on synthesizing logic with hierarchical conditional dependency graphs as internal representation. Unlike those, we are synthesizing an application specific instruction set processor by automated synthesis of control and scheduling data-path. . |
| Starting Page | 38 |
| Ending Page | 44 |
| Page Count | 7 |
| File Format | |
| ISBN | 9781450328531 |
| DOI | 10.1145/2593489.2593498 |
| Language | English |
| Publisher | Association for Computing Machinery (ACM) |
| Publisher Date | 2014-06-03 |
| Publisher Place | New York |
| Access Restriction | Subscribed |
| Subject Keyword | Cpog Polychrony Formal asip synthesis High-level |
| Content Type | Text |
| Resource Type | Article |
