NDLI: An accurate and efficient simulation-based analysis for worst case interruption delay

Please wait, while we are loading the content...

An accurate and efficient simulation-based analysis for worst case interruption delay

Supporting precise garbage collection in Java Bytecode-to-C ahead-of-time compiler for embedded systems

Adaptive and flexible dictionary code compression for embedded applications

Probabilistic arithmetic and energy efficient embedded signal processing

Minimizing bank selection instructions for partitioned memory architecture

Code transformation strategies for extensible embedded processors

Extensible control architectures

Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations

Integrated scratchpad memory optimization and task scheduling for MPSoC architectures

Dances with multimedia: embedded video codec design

Reaching fast code faster: using modeling for efficient software thread integration on a VLIW DSP

Adapting compilation techniques to enhance the packing of instructions into registers

Automated compile-time and run-time techniques to increase usable memory in MMU-less embedded systems

Power efficient branch prediction through early identification of branch addresses

Protected heap sharing for memory-constrained java environments

Syntax-driven implementation of software programming language control constructs and expressions on FPGAs

High-performance packet classification algorithm for many-core and multithreaded network processor

Methods for power optimization in distributed embedded systems with real-time requirements

Mitigating soft error failures for multimedia applications by selective data protection

Automatic performance model construction for the fast software exploration of new hardware designs

Modeling heterogeneous SoCs with SystemC: a digital/MEMS case study

Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures

Reducing energy of virtual cache synonym lookup using bloom filters

A dynamic code placement technique for scratchpad memory using postpass optimization

A dynamic binary instrumentation engine for the ARM architecture

Improving the performance and power efficiency of shared helpers in CMPs

High-level power analysis for multi-core chips

Cost-efficient soft error protection for embedded microprocessors

A network agent for diagnosis and analysis of real-time Ethernet networks

Scalable subgraph mapping for acyclic computation accelerators

Efficient architectures through application clustering and architectural heterogeneity

CFLRU: a replacement algorithm for flash memory

High-level languages for small devices: a case study

A case study of multi-threading in the embedded space

Memory optimization by counting points in integer transformations of parametric polytopes

Adaptive object code compression

State space reconfigurability: an implementation architecture for self modifying finite automata

Limitations of special-purpose instructions for similarity measurements in media SIMD extensions

Incremental elaboration for run-time reconfigurable hardware designs

Entropy-based low power data TLB design

FlashCache: a NAND flash memory file cache for low power web servers

Compiler optimization of embedded applications for an adaptive SoC architecture

An accurate and efficient simulation-based analysis for worst case interruption delay

Content Provider	ACM Digital Library
Author	Nakada, Takashi Nakashima, Hiroshi Konishi, Masahiro
Abstract	This paper proposes an efficient method to analyze worst case interruption delay (WCID) of a workload running on modern microprocessors using a cycle accurate simulator (CAS). Our method is highly accurate because it simulates all possible cases inserting an interruption just before the retirement of every instruction executed in a workload. It is also (reasonably) efficient because it takes O(N log N) time for a workload with N executed instructions, instead of $O(N_{2})$ of a straightforward iterative simulation of interrupted executions. The key idea for the efficiency is that a pair of executions with different interruption points has a set of durations in which they behave exactly coherent and thus one of simulations for the durations may be omitted. We implemented this method modifying the SimpleScalar tool set to prove it finds out WCID of workloads with five million executed instructions in reasonable time, less than 30 minutes, which would be 200-300 days by the straightforward method. We also show a parallelization of our method achieves a good speedup, about 7-fold with 8-node PC cluster.
Starting Page	2
Ending Page	12
Page Count	11
File Format	PDF
ISBN	1595935436
DOI	10.1145/1176760.1176763
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-10-22
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Cycle accurate simulation Worst case interruption delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Accurate and Efficient Simulation-Based Analysis for Worst Case (2006)

An Accurate and Efficient Simulation-Based Analysis for Worst Case (2006)

Abstract An Efficient Algorithm for Calculating the Worst-case Delay due to Crosstalk

Quality and Cost of Deterministic Network Calculus: Design and Evaluation of an Accurate and Fast Analysis

An accurate and efficient gate level delay calculator for MOS circuits

Worst-case delay analysis: a simulation-based comparison between Flow Aggregation and CPA

Timed pattern generation for noise-on-delay calculation (2002).

An efficient algorithm for calculating the worst-case delay due to crosstalk

An accurate worst case timing analysis technique for RISC processors

An accurate and efficient simulation-based analysis for worst case interruption delay

Similar Documents

An Accurate and Efficient Simulation-Based Analysis for Worst Case (2006)

An Accurate and Efficient Simulation-Based Analysis for Worst Case (2006)

Abstract An Efficient Algorithm for Calculating the Worst-case Delay due to Crosstalk

Quality and Cost of Deterministic Network Calculus: Design and Evaluation of an Accurate and Fast Analysis

An accurate and efficient gate level delay calculator for MOS circuits

Worst-case delay analysis: a simulation-based comparison between Flow Aggregation and CPA

Timed pattern generation for noise-on-delay calculation (2002).

An efficient algorithm for calculating the worst-case delay due to crosstalk

An accurate worst case timing analysis technique for RISC processors

An accurate and efficient simulation-based analysis for worst case interruption delay