NDLI: Adaptive interpretation as a means of exploiting complex instruction sets

Please wait, while we are loading the content...

Size, power, and speed (Keynote Address)

Towards a taxonomy of computer architecture based on the machine data type view

Framework for a taxonomy of fault-tolerance attributes in computer systems

Caddie an interactive design environment

On the verification of computer architectures using an architecture description language

Research on synthesis of concurrent computing systems (Extended Abstract)

Architecture of the PSC-a programmable systolic chip

Synchronizing large VLSI processor arrays

The Boolean Vector Machine [BVM]

A VLSI tree machine for relational data bases

Implementing streams on a data flow computer system with paged memory

The Piecewise Data Flow architecture control flow and register management

On the working set concept for data-flow machines

A data driven system based on a microprogrammed processor module

Architecture of a VLSI instruction cache for a RISC

Performance of shared cache for parallel-pipelined computer systems

Using cache memory to reduce processor-memory traffic

A study of instruction cache organizations and replacement policies

Very Long Instruction Word architectures and the ELI-512

A user-microprogrammable, local host computer with low-level parallelism

Combining tags with error codes

Fault diagnosis of bit-slice processor

Line digraph iterations and the (d,k) problem for directed graphs

Resource allocation in rectangular CC-banyans

Uniform theory of the shuffle-exchange type permutation networks

Analysis of Cray-1S architecture

Performance measurements on HEP - a pipelined MIMD computer

(SM)2-Sparse Matrix Solving Machine

An experimental system for Computer Science instruction

Execution control and memory management of a Data Flow Signal Processor

DDDP-a Distributed Data Driven Processor

A data flow processor array system: Design and analysis

A retrospective on the Dorado, a high-performance personal computer

System/370 extended architecture: A program view of the channel subsystem

Adaptive interpretation as a means of exploiting complex instruction sets

Switching strategies in a class of packet switching networks

A comparative study of distributed resource sharing on multiprocessors

Concurrent error detection in VLSI interconnection networks

Hierarchical function distribution - a design principle for advanced multicomputer architectures

EMMA-an industrial experience on large multiprocessing architectures

A communication structure for a multiprocessor computer with distributed global memory

ALPHA-a high-performance LISP machine equipped with a new stack structure and garbage collection system

A parallel execution model of logic programs

A system architecture for the concurrent evaluation of applicative program expressions

A performance evaluation of a Lisp-based data-driven machine (EM-3)

A pyramidal approach to parallel processing

The design of a parallel processor for image processing on-board satellites: An application oriented approach

Links-1 - a parallel pipelined multimicrocomputer system for image creation

LIPP - a SIMD multiprocessor architecture for image processing

The new generation of computer architecture

Inference machine: From sequential to parallel

Overview to the Fifth Generation Computer System project

A relational data base machine: First step to knowledge base machine

A critique of multiprocessing von Neumann style

Adaptive interpretation as a means of exploiting complex instruction sets

Content Provider	ACM Digital Library
Author	Abraham, Jacob A. Norton, Richard L.
Abstract	In this paper we concentrate on the effect of instruction set architecture on the performance potential of a computer system. These issues are key in considerations of what instruction set is most appropriate for the support of high level languages on general purpose machines. Two possible approaches are so called complex instruction sets, such as those of the VAX and IAPX 432, and the “reduced” instruction set of the RISC I [2] microcomputer, which is expected to have performance similar to that of a VAX 11-780. We propose a method of instruction set interpretation that takes advantage of the architectural features of complex instruction sets. These methods have been simulated executing real programs and in the case of the VAX instruction set have resulted in a typical improvement of a factor of two, assuming the same cycle time as the VAX 11-780. The techniques presented exploit the context available in a complex instruction and retain this information for use in subsequent execution of that instruction. Since this context is available only within a single instruction, low level instruction sets cannot benefit from this technique. In this sense the reduced instruction set machines as implemented in RISC are at their architectural limits, while complex instruction sets such as the VAX are far from theirs. For these reasons, complex instruction sets can have a significantly greater performance potential than a RISC instruction set for a given technology.
Starting Page	277
Ending Page	282
Page Count	6
File Format	PDF
ISBN	0897911016
DOI	10.1145/800046.801665
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-06-13
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in